Designer's Data Sheet

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate


This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads





TMOS POWER FET 15 AMPERES $R_{DS(on)} = 0.1 \text{ OHM}$ 50 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	50	Vdc
Drain-Gate Voltage (R _{GS} = 1 MΩ)	VDGR	50	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	15 40	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case		R _{ØJC}	1.67	°C/W
Junction to Ambient	TO-220	RøJA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		ΤĹ	260	℃

CASE 221A-06 TO-220AB

Preferred device is a Motorola recommended choice for future use and best overall value.

esigner's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Chara	cteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, I _D = 0.25 mA)		V(BR)DSS	50	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)		IDSS	_	10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF		100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		100	nAdc
ON CHARACTERISTICS*			· · · · · ·		L
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		VGS(th)	2 15	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 7.5 Adc)	RDS(on)	_	0.1	Ohm
Drain-Source On-Voltage ($V_{GS} = 10$) ($I_D = 15$ Adc) ($I_D = 7.5$ Adc, $T_J = 100$ °C)	o V)	V _{DS(on)}	_	2.9 2.4	Vdc
Forward Transconductance (V _{DS} =	15 V, I _D = 7.5 A)	9FS	3.5	_	mhos
YNAMIC CHARACTERISTICS		· · · · · · · · · · · · · · · · · · ·			
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C _{ISS}		700	pF
Output Capacitance	f = 1 MHz) See Figure 11	Coss	_	400	
Reverse Transfer Capacitance		Crss	_	200	
WITCHING CHARACTERISTICS* (TJ	= 100°C)		· · · · · · · · · · · · · · · · · · ·		<u> </u>
Turn-On Delay Time		^t d(on)	_]	50	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	tr	_	150	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 9, 13 and 14	^t d(off)	_	200	
Fall Time		tf	_	100	1
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} ,	σg	17 (Typ)	35	nC
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	Qgs	8 (Typ)	_	
Gate-Drain Charge	See Figure 12	Q _{gd}	9 (Typ)	_	
OURCE DRAIN DIODE CHARACTERIS	STICS*				
Forward On-Voltage	(Is = Rated ID	V _{SD}	1.8 (Typ)	2.5	Vdc
Forward Turn-On Time	V _{GS} = 0)	ton	Limited	y stray inductance	
Reverse Recovery Time		t _{rr}	320 (Typ)		ns
ITERNAL PACKAGE INDUCTANCE			L.i., I		<u> </u>
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.2	*	L _d	3.5 (Typ) 4.5 (Typ)	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		L _S	7.5 (Typ)	_	1

^{*}Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

MTP15N05E

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature




Figure 7. Maximum Rated Forward Biased Safe Operating Area

DRAIN CURRENT (AMPS) 30 Tj ≤ 150°C 10 20 60 70 80 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time versus **Gate Resistance**




Figure 10. Thermal Response

2000 1600 T_J = 25°C V_{GS} = 0 V_{GS} = 0 V_{DS} =


18 T_J = 25°C V_{DS} = 20 V V_D

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING






Figure 13. Switching Test Circuit

Figure 14. Switching Waveforms