


TrenchMOS™ transistor Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 30 \text{ V}$

$I_D = 45 \text{ A}$

$R_{DS(ON)} \leq 24 \text{ m}\Omega (V_{GS} = 5 \text{ V})$

$R_{DS(ON)} \leq 21 \text{ m}\Omega (V_{GS} = 10 \text{ V})$

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The combination of very low on-state resistance and low switching losses make this device the optimum choice in high speed computer motherboard d.c. to d.c. converters.

The PHP45N03LT is supplied in the SOT78 (TO220AB) conventional leaded package.


The PHB45N03LT is supplied in the SOT404 surface mounting package.

The PHD45N03LT is supplied in the SOT428 surface mounting package.


PINNING

PIN	DESCRIPTION
1	gate
2	drain ¹
3	source
tab	drain


SOT78 (TO220AB)



SOT404



SOT428



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}$	-	30	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	30	V
V_{GS}	Gate-source voltage		-	± 15	V
V_{GSM}	Pulsed gate-source voltage	$T_j \leq 150 \text{ }^\circ\text{C}$	-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25 \text{ }^\circ\text{C}; V_{GS} = 10 \text{ V}$	-	45	A
I_{DM}	Pulsed drain current	$T_{mb} = 100 \text{ }^\circ\text{C}; V_{GS} = 10 \text{ V}$	-	33	A
P_D	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	180	A
T_j, T_{stg}	Operating junction and storage temperature	$T_{mb} = 25 \text{ }^\circ\text{C}$	-55	175	$^\circ\text{C}$

¹ It is not possible to make connection to pin 2 of the SOT428 or SOT404 packages.

TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-mb}}$	Thermal resistance junction to mounting base		-	-	1.75	K/W
$R_{th\ j\text{-a}}$	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 and SOT428 packages, pcb mounted, minimum footprint	-	60 50	- -	K/W K/W

ELECTRICAL CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}; T_j = -55^\circ\text{C}$	30	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA} T_j = 175^\circ\text{C}$	27 1 0.5	- 1.5 -	- 2 -	V
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}$	-	16	21	$\text{m}\Omega$
g_{fs}	Forward transconductance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}$	-	20	24	$\text{m}\Omega$
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175^\circ\text{C}$	-	-	45	$\text{m}\Omega$
I_{GSS}	Gate source leakage current	$V_{GS} = 25 \text{ V}; I_D = 25 \text{ A}$	8	27	-	S
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	-	0.05	10	μA
		$V_{GS} = \pm 5 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	500	μA
			-	10	100	nA
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 20 \text{ A}; V_{DD} = 24 \text{ V}; V_{GS} = 10 \text{ V}$	-	40	-	nC
Q_{gs}	Gate-source charge		-	7	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	10	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15 \text{ V}; I_D = 25 \text{ A}; V_{GS} = 10 \text{ V}$	-	10	20	ns
t_r	Turn-on rise time	$R_G = 5 \Omega$	-	50	75	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	50	75	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead to centre of die (SOT78 package only)	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	1050	-	pF
C_{oss}	Output capacitance		-	270	-	pF
C_{rss}	Feedback capacitance		-	140	-	pF

**TrenchMOS™ transistor
Logic level FET**

PHP45N03LT, PHB45N03LT, PHD45N03LT

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_S	Continuous source current (body diode)		-	-	45	A
I_{SM}	Pulsed source current (body diode)		-	-	180	A
V_{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 40 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95 1.0	1.2	V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 40 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = -10 \text{ V}; V_R = 25 \text{ V}$	-	52 0.08	-	ns μC




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D/P_{D, 25^\circ\text{C}} = f(T_{mb})$




Fig.3. Safe operating area
 $I_D \& I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D/I_{D, 25^\circ\text{C}} = f(T_{mb})$; conditions: $V_{GS} \geq 5 \text{ V}$




Fig.4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t)$; parameter $D = t_p/T$

TrenchMOS™ transistor Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT




Fig.5. Typical output characteristics
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.8. Typical transconductance
 $g_{fs} = f(I_D)$




Fig.6. Typical on-state resistance
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ C} = f(T_j)$




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$

**TrenchMOS™ transistor
Logic level FET**

PHP45N03LT, PHB45N03LT, PHD45N03LT




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; $V_{DS} = V_{GS}$




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_g)$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; $V_{GS} = 0$ V; $f = 1$ MHz




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$

TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

MECHANICAL DATA

Dimensions in mm

Net Mass: 2 g




Fig.15. SOT78 (TO220AB); pin 2 connected to mounting base.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for SOT78 (TO220) envelopes.
3. Epoxy meets UL94 V0 at 1/8".

**TrenchMOS™ transistor
Logic level FET**

PHP45N03LT, PHB45N03LT, PHD45N03LT

MECHANICAL DATA

Dimensions in mm

Net Mass: 1.4 g




Fig.16. SOT404 : centre pin connected to mounting base.

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.17. SOT404 : soldering pattern for surface mounting.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

MECHANICAL DATA

Dimensions in mm : Net Mass: 1.4 g




Fig.18. SOT428 : centre pin connected to mounting base.

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.19. SOT428 : soldering pattern for surface mounting.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1998	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

[Go to Philips Semiconductor Frontpage](#)

[Catalog & Datasheets](#) [Search](#)

Information as of 2000-08-29

Catalog by Function

- Discrete semiconductors
- Audio
- Clocks and Watches
- Data communications
- Microcontrollers
- Peripherals
- Standard analog
- Video
- Wired communications
- Wireless communications

Catalog by System

- Automotive
- Consumer Multimedia Systems
- Communications
- PC/PC-peripherals

Cross reference

Models

Packages

Application notes

Selection guides

Other technical documentation

End of Life information

Datahandbook system

Relevant Links

- About catalog tree
- About search
- About this site
- Subscribe to eNews
- Catalog & Datasheets
- Search
- [PHP45N03LT, PHB45N03LT, PHD45N03LT](#)

PHP45N03LT, PHB45N03LT, PHD45N03LT; TrenchMOS™ transistor Logic level FET

[Datasheet](#) [Products, packages, availability and ordering](#) [Find similar products](#) [Support & tools](#)

To be kept informed on PHP45N03LT, PHB45N03LT, PHD45N03LT, subscribe to eNews.

Datasheet

Type nr.	Title	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
PHP45N03LT, TrenchMOS™ transistor Logic level	PHP45N03LT, FET	01-Nov-98	Product Specification	9	73	Download
PHD45N03LT						

Products, packages, availability and ordering

Partnumber	North American Partnumber	Order code (12nc)	marking/packing	package	device status	buy online
PHB45N03LT	PHB45N03LT T/R	9340 522 50118	Standard Marking * Reel Pack, SMD, 13"	SOT404	Full production	<input type="button"/>
PHD45N03LT	PHD45N03LT /T3	9340 549 65118	Standard Marking * Reel Pack, SMD, 13"	SOT428	Full production	<input type="button"/>
PHP45N03LT	PHP45N03LT	9340 522 30127	Standard Marking * Horizontal, Rail Pack	SOT78	Full production	<input type="button"/>

Find similar products:

[PHP45N03LT](#),
[PHB45N03LT](#), [PHD45N03LT](#)

[PHP45N03LT](#), [PHB45N03LT](#), [PHD45N03LT](#) links to the similar products page containing an overview of products that are similar in function or related to the part number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Support & tools

[Spice model of PHP45N03LT](#)

[Spice model of PHB45N03LT](#)

[Spice model of PHD45N03LT](#)

Copyright © 2000
Royal Philips Electronics
All rights reserved.
[Terms and conditions](#).