

POWER-DISTRIBUTION SWITCHES

FEATURES

- 33-mΩ (5-V Input) High-Side MOSFET Switch
- Short-Circuit and Thermal Protection
- Overcurrent Logic Output
- Operating Range . . . 2.7 V to 5.5 V
- Logic-Level Enable Input
- Typical Rise Time ... 6.1 ms
- Undervoltage Lockout
- Maximum Standby Supply Current . . . 10 μA
- No Drain-Source Back-Gate Diode
- Available in 8-Pin SOIC and PDIP Packages
- Ambient Temperature Range, -40°C to 85°C
- 2-kV Human-Body-Model, 200-V Machine-Model ESD Protection

DESCRIPTION

The TPS202x family of power distribution switches is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices are $50\text{-m}\Omega$ N-channel MOSFET high-side power switches. The switch is controlled by a logic enable compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS202x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OC}) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.


The TPS202x devices differ only in short-circuit current threshold. The TPS2020 limits at 0.3-A load, the TPS2021 at 0.9-A load, the TPS2022 at 1.5-A load, the TPS2023 at 2.2-A load, and the TPS2024 at 3-A load (see Available Options). The TPS202x is available in an 8-pin small-outline integrated-circuit (SOIC) package and in an 8-pin dual in-line package (DIP) and operates over a junction temperature range of -40°C to 125°C.

	GENERAL SWITCH CATALOG													
33 mΩ, Single	80 mΩ, Single	80 mΩ, Dual	80 mΩ, Dual	80 m Ω , Triple	80 m Ω , Quad	80 mΩ, Quad								
TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1A TPS2041B 500 mA TPS2051B 500 mA TPS2045A 250 mA TPS2045A 250 mA TPS2055A 250 mA TPS2055A 100 mA TPS2065 1A TPS2068 1.5 A TPS2069 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2056B 500 mA TPS2066 250 mA TPS2062 1A TPS2066 1A TPS2066 1A TPS2060 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2053B 500 mA TPS2057A 250 mA TPS2057A 250 mA TPS2063 1A TPS2067 1A	TPS2044B 500 mA TPS2054B 500 mA TPS2058 500 mA TPS2058 250 mA	TPS2085 500 mA TPS2086 500 mA TPS2086 500 mA TPS2095 250 mA TPS2096 250 mA TPS2097 250 mA								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

• UL Listed - File No. E169910



TPS2020, TPS2021 TPS2022, TPS2023, TPS2024




SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007

		RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES								
T _A	ENABLE	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) ⁽¹⁾	PLASTIC DIP (P)							
		0.2	0.3	TPS2020D	TPS2020P							
		0.6	0.9	TPS2021D	TPS2021P							
–40°C to 85°C	Active low	1	1.5	TPS2022D	TPS2022P							
		1.5	2.2	TPS2023D	TPS2023P							
		2	3	TPS2024D	TPS2024P							

Table 1. AVAILABLE OPTIONS

(1) The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2020DR)

TPS2020 FUNCTIONAL BLOCK DIAGRAM Power Switch



TERMINAL FUNCTIONS

TE	RMINAL							
NAME	NO. D OR P	I/O	DESCRIPTION					
EN	4	I	Enable input. Logic-low turns on power switch.					
GND	1	I	round					
IN	2, 3	I	Input voltage					
<u>OC</u>	5	0	Overcurrent. Logic output, active-low					
OUT	6, 7, 8	0	Power-switch output					



DETAILED DESCRIPTION

POWER SWITCH

The power switch is an N-channel MOSFET with a maximum on-state resistance of 50 m Ω (V_{I(IN)} = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled.

CHARGE PUMP

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

DRIVER

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 9-ms range.

ENABLE (EN)

The logic enable disables the power switch, the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10 μ A when a logic-high is present on \overline{EN} . A logic-zero input on \overline{EN} restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

OVERCURRENT (\overline{OC})

The OC open drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed.

CURRENT SENSE

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver, in turn, reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

THERMAL SENSE

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately 140°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20°C, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

UNDERVOLTAGE LOCKOUT

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

V _{I(IN)} ⁽²⁾	Input voltage range		–0.3 V to 6 V
V _{O(OUT)} ⁽²⁾	Output voltage range		–0.3 V to V _{I(IN)} + 0.3 V
V _{I(EN)}	Input voltage range		–0.3 V to 6 V
I _{O(OUT)}	Continuous output current		Internally limited
	Continuous total power dissipation		See Dissipation Rating Table
TJ	Operating virtual junction temperature rang	e	–40°C to 125°C
T _{stg}	Storage temperature range		–65°C to 150°C
	Lead temperature soldering 1,6 mm (1/16 i	nch) from case for 10 seconds	260°C
	Electrostatic discharge (ESD) protection:	Human body model	2 kV
		Machine model	200 V
		Charged device model (CDM)	750 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

4

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1175 mW	9.4 mW/°C	752 mW	611 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V _{I(IN)}			2.7	5.5	V
V _{I(EN)}	Input voltage		0	5.5	V
		TPS2020	0	0.2	
		TPS2021	0	0.6	
I _O	Continuous output current	TPS2022	0	1	Α
	Continuous output current	TPS2023	0	1.5	
		TPS2024	0	2	
TJ	Operating virtual junction temperate	ure	-40	125	°C





ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, V_{I(IN)} = 5.5 V, I_O = rated current, EN = 0 V (unless otherwise noted)

	PARAMETER	ТІ	EST CONDITION	S ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER	SWITCH							
		$V_{I(IN)} = 5 V, T_{J} =$	25°C, I _O = 1.8 A			33	36	
		$V_{I(IN)} = 5 V, T_J =$	85°C, I _O = 1.8 A			38	46	
		$V_{I(IN)} = 5 V, T_{J} =$	125°C, I _O = 1.8 A	L .		44	50	
		$V_{I(IN)} = 3.3 V, T_{J}$	= 25°C, I _O = 1.8 /		37	41		
		$V_{I(IN)} = 3.3 V, T_{J}$	= 85°C, I _O = 1.8 /		43	52		
-	Static drain-source on-state	$V_{I(IN)} = 3.3 \text{ V}, \text{ T}_{J}$	= 125°C, I _O = 1.8	A		51	61	mΩ
r _{DS(on)}	resistance	$V_{I(IN)} = 5 V, T_{J} =$	25°C, I _O = 0.18 A			30	34	11122
		$V_{I(IN)} = 5 V, T_{J} =$	85°C, I _O = 0.18 A		35	41		
		$V_{I(IN)} = 5 V, T_{J} =$	125°C, I _O = 0.18	A		39	47	
		$V_{I(IN)} = 3.3 V, T_J$	= 25°C, I _O = 0.18		33	37		
		V _{I(IN)} = 3.3 V, T _J	= 85°C, I _O = 0.18	A		39	46	
		V _{I(IN)} = 3.3 V, T _J	= 125°C, I _O = 0.1		44	56		
		V _{I(IN)} = 5.5 V, C _L	= 1 μF, T _J = 25°C	C, R _L = 10 Ω		6.1		
t _r	Rise time, output	V _{I(IN)} = 2.7 V, C _L	= 1 μF, T _J = 25°C	C, R _L = 10 Ω		8.6		ms
		V _{I(IN)} = 5.5 V, C _L	= 1 μF, T _J = 25°C		3.4			
t _f	Fall time, output	V _{I(IN)} = 2.7 V, C _L	= 1 μF, T _J = 25°C		3		ms	
ENABLE	INPUT (EN)				-			
VIH	High-level input voltage	2.7 V≤ V _{I(IN)} ≤ 5.5	5 V		2			V
		$4.5 \text{ V} \leq \text{V}_{I(IN)} \leq 5.$	5 V				0.8	
V _{IL}	Low-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 4.4$	5 V				0.5	V
I _I	Input current	\overline{EN} = 0 V or \overline{EN} =	V _{I(IN)}	-0.5		0.5	μA	
t _{on}	Turnon time	C _L = 100 µF, R _L =	: 10 Ω				20	
t _{off}	Turnoff time	C _L = 100 µF, R _L =	: 10 Ω				40	ms
CURREN	NT LIMIT						l	
			TPS2020					
		$T_1 = 25^{\circ}C$, $V_1 = 5$	5 V	TPS2021	0.66	0.9	1.1	
I _{OS}	Short-circuit output current	OUT connected t	$T_J = 25^{\circ}C, V_I = 5.5 V,$ OUT connected to GND,			1.5	1.8	А
		Device enabled in	nto short circuit	TPS2023	1.65	2.2	2.7	
				TPS2024	2.2	3	3.8	
SUPPLY	CURRENT			- U				
				$T_J = 25^{\circ}C$		0.3	1	
Supply c	urrent, low-level output	No load on OUT	$\overline{EN}=V_{I(IN)}$	–40°C ≤ T _J ≤ 125°C			10	μA
				$T_J = 25^{\circ}C$		58	75	
Supply c	urrent, high-level output	No load on OUT	<u>EN</u> = 0 V	–40°C ≤ T _J ≤ 125°C		75	100	μA
Leakage	current	OUT connected to ground	$\overline{EN}=V_{I(IN)}$	–40°C ≤ T _J ≤ 125°C		10		μA
UNDER	OLTAGE LOCKOUT							
Low-leve	l input voltage				2		2.5	V
Hysteres	is	$T_J = 25^{\circ}C$				100		mV
OVERCL	JRRENT (OC)							
-	ow voltage	$I_O = 10 \text{ mA}, V_{OL(i)}$	JC)				0.4	V
Off-state	current ⁽²⁾	$V_0 = 5 V, V_0 = 3$.3 V				1	μA

Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account (1) separately. Specified by design, not production tested.

(2)

TPS2020, TPS2021 TPS2022, TPS2023, TPS2024

6



SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007

PARAMETER MEASURMENT INFORMATION





Figure 1. Test Circuit and Voltage Waveforms



PARAMETER MEASURMENT INFORMATION (continued)

TABLE OF TIMING DIAGRAMS

	FIGURE
Turnon Delay and Rise Time	2
Turnoff Delay and Fall Time	3
Turnon Delay and Rise TIme with 1-µF Load	4
Turnoff Delay and Rise TIme with 1-µF Load	5
Device Enabled into Short	6
TPS2020, TPS2021, TPS2022, TPS2023, and TPS2024, Ramped Load on Enabled Device	7, 8, 9, 10, 11
TPS2024, Inrush Current	12
7.9- Ω Load Connected to an Enabled TPS2020 Device	13
3.7- Ω Load Connected to an Enabled TPS2020 Device	14
3.7- Ω Load Connected to an Enabled TPS2021 Device	15
2.6-Ω Load Connected to an Enabled TPS2021 Device	16
2.6-Ω Load Connected to an Enabled TPS2022 Device	17
1.2-Ω Load Connected to an Enabled TPS2022 Device	18
1.2-Ω Load Connected to an Enabled TPS2023 Device	19
0.9-Ω Load Connected to an Enabled TPS2023 Device	20
0.9-Ω Load Connected to an Enabled TPS2024 Device	21
0.5-Ω Load Connected to an Enabled TPS2024 Device	22









Figure 3. Turnoff Delay and Fall Time










Figure 6. Device Enabled Into Short







Figure 5. Turnoff Delay and Fall Time with 1- μ F Load





8









Figure 9. TPS2022, Ramped Load on Enabled Device










Figure 14. 3.7-Ω Load Connected to an Enabled TPS2020 Device




Figure 13. 7.9-Ω Load Connected to an Enabled TPS2020 Device





Figure 15. 3.7-Ω Load Connected to an Enabled TPS2021 Device



TPS2020, TPS2021 TPS2022, TPS2023, TPS2024

SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007








Figure 18. 1.2- Ω Load Connected to an Enabled TPS2022 Device




Figure 17. 2.6-Ω Load Connected to an Enabled TPS2022 Device




Figure 19. 1.2-Ω Load Connected to an Enabled TPS2023 Device







Figure 22. 0.5-Ω Load Connected to an Enabled TPS2024 Device



TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
t _{d(on)}	Turnon delay time	vs Output voltage	23
t _{d(off)}	Turnoff delay time	vs Input voltage	24
t _r	Rise time	vs Load current	25
t _f	Fall time	vs Load current	26
	Supply current (enabled)	vs Junction temperature	27
	Supply current (disabled)	vs Junction temperature	28
	Supply current (enabled)	vs Input voltage	29
	Supply current (disabled)	vs Input voltage	30
	Short-circuit current limit	vs Input voltage	31
l _{OS}	Short-circuit current limit	vs Junction temperature	32
		vs Input voltage	33
-	Ctatia duain accuración atata registrares	vs Junction temperature	34
r _{DS(on)}	Static drain-source on-state resistance	vs Input voltage	35
		vs Junction temperature	36
VI	Input voltage	Undervoltage lockout	37






Figure 27.

14

Figure 28.

RUMENTS







Figure 32.







UNDERVOLTAGE LOCKOUT 2.5 2.4 Start Threshold V_I – Input Voltage – V 2.3 2.2 Stop Threshold 2.1 2 -50 0 50 100 150 T_J – Temperature – °C

Figure 37.

TPS2020, TPS2021 TPS2022, TPS2023, TPS2024

SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007



APPLICATION INFORMATION




Figure 38. Typical Application

POWER SUPPLY CONSIDERATIONS

A 0.01- μ F to 0.1- μ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output and input pins is recommended when the output load is heavy. This precaution reduces power supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

OVERCURRENT

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied, see Figure 6. The TPS202x senses the short and immediately switches into a constant-current output.

In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive load occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figures 13–22). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figures 7–11). The TPS202x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC RESPONSE

18

The \overline{OC} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter can be connected to the \overline{OC} pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.






Figure 39. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses

POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find $r_{DS(on)}$ at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figures 33–36. Next, calculate the power dissipation using:

 $P_D = r_{DS(on)} \times I^2$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where:

 T_A = Ambient temperature °C

 $R_{\theta,JA}$ = Thermal resistance—SOIC = 172°C/W, PDIP = 106°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get an acceptable answer.

THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS202x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at powerup. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

Copyright © 1998–2007, Texas Instruments Incorporated

GENERIC HOT-PLUG APPLICATIONS (See Figure 40)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Because of the controlled rise times and fall times of the TPS202x series, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS202x also ensures the switch is off after the card has been removed, and the switch remains off during the next insertion. The UVLO feature ensures a soft start with a controlled rise time for every insertion of the card or module.




Figure 40. Typical Hot-Plug Implementation

By placing the TPS202x between the V_{CC} input and the rest of the circuitry, the input power reaches this device first after insertion. The typical rise time of the switch is approximately 9 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2020D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2020	Samples
TPS2020DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2020	Samples
TPS2020DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2020	Samples
TPS2020DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2020	Samples
TPS2021D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2021	Samples
TPS2021DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2021	Samples
TPS2021DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2021	Samples
TPS2021DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2021	Samples
TPS2021P	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TPS2021P	Samples
TPS2022D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2022	Samples
TPS2022DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2022	Samples
TPS2022DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2022	Samples
TPS2022DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2022	Samples
TPS2023D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2023	Samples
TPS2023DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2023	Samples
TPS2023DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2023	Samples
TPS2023DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2023	Samples



10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2023P	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TPS2023P	Samples
TPS2024D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2024	Samples
TPS2024DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2024	Samples
TPS2024DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2024	Samples
TPS2024DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2024	Samples
TPS2024P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TPS2024P	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2020, TPS2021, TPS2022, TPS2024 :


• Automotive: TPS2020-Q1, TPS2021-Q1, TPS2022-Q1, TPS2024-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2020DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2021DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2022DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2023DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2024DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

19-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2020DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2021DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2022DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2023DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2024DR	SOIC	D	8	2500	340.5	338.1	20.6

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated