NSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS051A – Revised March 2002

CMOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or **Digital Signals**

High-Voltage Types (20-Volt Rating)

CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-forpin compatible with RCA-CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full input-signal range.


The CD4066B consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased on or off simultaneously by the control signal. As shown in Fig.1, the well of the n-channel device on each switch is either tied to the input when the switch is on or to VSS when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant on-state impedance over the input-signal range. For sample-and-hold applications, however, the CD4016B is recommended.

The CD4066B is available in 14-lead ceramic dual-in-line packages (D and F suffixes), 14-lead plastic dual-in-line packages (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

Features:

- 15-V digital or ±7.5-V peak-to-peak switching
- 125Ω typical on-state resistance for 15-V operation Switch on-state resistance matched to within 5 Ω over 15-V signal-input range
- On-state resistance flat over full peak-to-peak signal range
- High on/off output-voltage ratio: 80 dB typ. @ $f_{is} = 10 \text{ kHz}, R_L = 1 \text{ k}\Omega$
- High degree of linearity: <0.5% distortion</p> typ. @ fis = 1 kHz, Vis = 5 Vp-p, VDD -Vss≥10 V, RL = 10 kΩ
- Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 10 pA typ. @ VDD -- VSS = 10 V, TA = 25°C
- Extremely high control input impedance (control circuit isolated from signal circuit): 1012 Ω typ.
- Low crosstalk between switches: -50 dB typ. @ f_{is} = 8 MHz, R_L = 1 k Ω
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch on = 40 MHz (tvp.)
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B,"Standard Specifications for Description of "B" Series CMOS Devices"



Applications:

- Analog signal switching/multiplexing Signal gating Modulator Squeich control Demodulator **Commutating switch** Chopper
- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	.Derate Linearity at 12mW/ ^O C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Ty	pes) 100mW
OPERATING-TEMPERATURE RANGE (TA)	

FOR T _A = FULL PACKAGE-TEMPERATURE RÄNGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)	-55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstp)	
LEAD TEMPERATURE (DURING SOLDERING):	

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	IITS	(14)170
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package-			
Temperature Range)	3	18	V




Fig. 1 - Schematic diagram of 1 of 4 identical switches and its associated control circuitry.

an agus

CD4066B Types

ELECTRICAL CHARACTERISTICS

ELECTRICAL CH										T				
CHARACTERISTIC	TEST CONDITIONS							CATED S (°C)		U N I T				
		VIN	VDD					+25		S	5 200 +25°C			
		(Ÿ)	(V)	-55	-40	+85	+125	Тур.	Max.		₩ 100			
		0,5	5	0.25	0.25	7.5	7.5	0.01	0.25	4				
Quiescent Device Current, I _{DD}		0,10	10	0.5	0.5	15		0.01	0.5	μA	INPUT SIGNAL VOLTAGE (VIS) - V 9205-273			
		0,15	15 20	15	1. 5	30 150		0.01 0.02	5		Fig. 2— Typical on-state resistance vs. input signal voltage (all types).			
Signal Inputs (V _{is}) and Output (V _{os})	10,20	20	5		190	150	0.02] 0	1	• •			
	V _C = V _{DD}										a SUPPLY VOLTAGE (VDD - VSS) + 10 V			
On-State	$R_L = 10 k\Omega$ returned		1											
Resistance, ron	to $V_{DD} - V_{SS}$		5	800	850	1200	1300	470	1050		AMBIENT TEMPERATURE			
Max.	2		.10	310	330	500	550	180	400	Ω	AMBIENT TEMPERATURE			
A Q Co	V _{is} = V _{SS} to V _{DD}		15.	200	210	300	320	125	240		150 + 25°C			
∆On-State Resistance			5			-	-	15			55°C			
Between Any	$R_L = 10 k\Omega$, $V_C = V_{DD}$		10	ļ —		-	-	10		Ω	50			
2 Switches, ∆r _{on}			15	-	-	-	- :	5	-					
Distortion,	V _C =V _{DD} = 5 V, V _{SS} = - = 5V (Sine wave centere R _L =10 kΩ, f _{is} =1 kHz sir	d on O	V) (V	— .	_	-	_	0.4	-	%	-10 -7.5 -3 -2.5 0 2.5 5 7.5 10 INPUT SIGNAL VOLTAGE (V _{is})			
-3dB Cutoff Frequency (Switch on)	VC=VDD=5V, V _{SS} = - =5V (Sine wave centere RL=1 kΩ,	öV, V _i d on (s(p-p)) V	-, .				40		MHz	a supply voltage (v ₀₀ - v ₅₅) = 15 v i i g 300			
-50dB Feed- through Frequency (Switch off)	VC=V _{SS} =5V, V _{is(p-p} Sine wave centerd on 0 R _L = 1 kΩ	5) <u>=</u> 5 ∨ V	,			_	-	1		MHz	250 AMBIENT TEMPERATURE 200 AMBIENT TEMPERATURE			
Input/Output Leakage Current (Switch off) I _{is} Max.			18	±0.1	±0.1	±1	±1	±10-5	±0.1	μA				
–50 dB Crosstalk Frequency	$V_{C}(A) = V_{DD} =$ +5 V, V_{C}(B) = V_{SS} = -5 V, V_{is}(A) = 5 V _{P-P} , 50 Ω source $R_{L} = 1 k\Omega$			1	1.	- 1	. 1	8	-	MHż	-10 -75 -5 -25 0 25 5 7.5 10 INPUT SIGNAL VOLTAGE (Vie) V szcs-27 Fig. 4- Typical on-state resistance vs. input signal voltage (all types).			
Propagation	RL = 200 kΩ		5	_		_		20	40		· · · · · · · · · · · · · · · · · · ·			
Delay (Signal	VC = VDD, VSS = GND, CL = 50 pF V _{is} = 10 V (Square		10		- 1	·	-	10	20	'ns	C AMOIENT TEMPERATURE (TA) - 25°C			
Input to Signal Output) t _{pd}	V _{is} = 10 V (Square wave centered on 5 V t _r , t _f = 20 ns		15	-		-		7	15	•	3 600 3 500 5 500 5 400			
Capacitance: Input, C _{is}	V _{DD} = +5 V			_	_	_	_	8	_		₩ 400 ₩ 300			
Output, C _{os}	$V_{C} = V_{SS} = -5 V$			-	-	-	-	8	-	рF	6			
Feedthrough, C _{ios}				_		-	-	0.5	-					

 <sup>3
 0
 -10
 -7.5
 -5
 -2.5
 0
 2.5
 7.5
 10

 -10
 -7.5
 -5
 -2.5
 0
 2.5
 7.5
 10</sup> INPUT SIGNAL VOLTAGE (Vig)
 - V
 9205-27330R1

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 5— on-state resistance vs. input signal voltage (all types).

CHARACTERISTIC	r					DICATE RES (°C)				
		V _{DD}	-55	_40	+85	+125	+2 Typ.	5 Max.	S	92CS - 22716
Control (V _C)			1-33	<u> </u>	1.02	1125	<u>_ тур.</u>	Iviax.	<u> </u>	Fig. 7 — Channel on-state resistance measureme circuit.
Control Input	_{is} < 10 μΑ	5			Γ.			Γ.		
Low Voltage, VILC Max.	$V_{is} = V_{SS}, V_{OS} = V_{DD}$ and	10	1	1 2	1 2	1	-	1	v	
	$V_{is} = V_{DD}, V_{OS} = V_{SS}$	15	2	2	2	2	+	2		AMBIENT TEMPERATURE (TA) = 25°C
		5	†	3.	5 (Mir	ـــــــــــــــــــــــــــــــــــــ	I	L		INPUT - TERM I, OUTPUT - TERM 2
Control Input High Voltage, See Fig. 6	See Fig. 6	10	†		7 (Mir	i.)		λ. 2 500Ω		
VIHC		15	11 (Min.) V							1000 I
Input Current, I _{IN} Max.	V _{is} ≤ V _{DD} V _{DD} − VSS = 18 V V _{CC} ≤ V _{DD} − V _{SS}	18	±0.1	±0.1	±1	±1	±10~5	±0.1	μA	
Crosstalk (Con- trol Input to Signal Output)	V _C = 10 V (Sq. Wave) t _r , t _f = 20 ns R _L = 10 kΩ	10	-		-	-	50	-	mV	-2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -
furn-On and	V _{IN} = V _{DD}	5	-		-	-	35	70	1	
Turn-Off Propagation	t _r , t _f = 20 ns CL = 50 pF	10	-				20	40	ns	INPUT VOLTAGE (VI) V 92CS-
Delay	$RL = 1 k\Omega$	15	-	-		-	15	30		Fig. 8—Typical ON characteristics for 1 of 4 Channels.
• •	$V_{is} = V_{DD}, V_{SS} = GND, R_L = 1 k\Omega$ to grid,									
Maximum Control Input	C_ = 50 pF, Vc = 10 V(Square	5 10	- _	-	-	-	6 9	+	MHz	
Repetition Rate wave centered on 5 V)		15	-		-		9.5			1046 AMBIENT TEMPERATURE (TA)+25°C
nput Capacitance, C _{IN}				_	-		5	7.5	pF	

		Switch Output, V _{os} (V)						
V _{DD}	Vis							
* DD (V)	(V)	–55°C	-40ºC	+25°C	+85°C	+125 ⁰ C	Min.	Max.
5	0	0.64	0.61	0.51	0.42	0.36	-	0.4
5	5	-0.64	-0.61	-0.51	-0.42	-0.36	4.6	_
10	0	1.6	1.5	1.3	1.1	0.9	_	0.5
10	10	-1.6	-1.5	-1.3	-1.1	0.9	9.5	-
15	0	4.2	4	3.4	2.8	2.4	-	1.5
15	15	-4.2	-4	3.4	-2.8	-2.4	13.5	




Fig. 6— Determination of r_{op} as a test condition for control input high voltage (V_{IHC}) specification.

د... ۱۲-MEASURED ON BOONTON CAPACITANCE BRIDGE VDD +5 V MODEL 75A (IMM2) I TEST FIXTURE CAPACITANCE HULLED OUT v_c - 5 v CD40668 | OF 4 SWITCHES 0 V55 - 5V +¢₀s ÷ 9205 30921

4 6 8 102 2 SWITCHING FREQUENCY (1)- kHz

Fig. 9 - Power dissipation per package vs. switching

frequency.


() Vss ŝ .

9205 - 30920

<u>"</u>"

POWER DISSIPATION

Fig. 10 - Capacitance test circuit.







Fig. 18 – Bidirectional signal transmission via digital control logic.





Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

SPECIAL CONSIDERATIONS - CD4066B

- In applications that employ separate power sources to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the four CD4066B bilateral switches). This provision avoids any permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4066B.
- In certain applications, the external load-resistor current may include both VDD and signat-line components. To avoid drawing VDD current when switch current flows into terminals 1,4,8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volts (calculated from RON values shown).

No V_{DD} current will flow through R_L if the switch current flows into terminals 2,3,9, or 10.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated