

## 3A ULTRA LOW DROPOUT LINEAR REGULATOR

#### **FEATURES**

- Ultra Low Dropout 0.23V(typical) at 3A
  Output Current
- Low ESR Output Capacitor (Multi-layer Chip Capacitors (MLCC)) Applicable
- 0.8V Reference Voltage
- Fast Transient Response
- Adjustable Output Voltage by External Resistors
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start
- Under-Voltage Protection
- Current-Limit and Thermal Shutdown Protection
- Power-OK Output with a Delay Time
- SOP-8 with Exposed Pad Pb-Free & Halogen-Free Package.


#### **DESCRIPTION**

The APE8968 is a 3A ultra low dropout linear regulator. This product is specifically designed to provide well supply voltage for front-side-bus termination on motherboards and NB applications. The IC needs two supply voltages, a control voltage for the circuitry and a main supply voltage for power conversion, to reduce power dissipation and provide extremely low dropout. The APE8968 integrates many functions. A Power-On-Reset (POR) circuit monitors both supply voltages to prevent wrong operations. A thermal shutdown and current limit functions protect the device against thermal and current over-loads. A POK indicates the output status with time delay which is set internally. It can control other converter for power sequence. The APE8968 can be enabled by other power system. Pulling and holding the EN pin below 0.4V shuts off the output.


The APE8968 is available in ESOP-8 package which features small size as SOP-8 and an Exposed Pad to reduce the junction-to-case resistance, being applicable in 2~3W applications.

#### TYPICAL APPLICATION

#### 1. Using an Output Capacitor with ESR $\geq 20 \text{m}\Omega$



#### 2. Using an MLCC as the Output Capacitor







### ABSOLUTE MAXIMUM RATINGS (at T<sub>A</sub>=25°C)

#### RECOMMENDED OPERATING CONDITIONS

Note: Rth<sub>JA</sub> is measured with the PCB copper area (need connect to Expose-Pad) of approximately 1.5 in2 (Multi-layer)

#### ORDERING/PACKAGE INFORMATION





#### **ELECTRICAL SPECIFICATIONS**

 $(V_{CNTL} = 5V, V_{IN} = 1.5V, V_{OUT} = 1.2V, T_A = 25$ °C unless otherwise specified)

Parameter	SYM	TEST CONDITION		MIN	TYP	MAX	UNITS
VCNTL POR Threshold	V <sub>CNTL</sub>			2.5	2.7	2.9	V
VCNTL POR Hysteresis	V <sub>CNTL(hys)</sub>			-	0.4	-	V
VIN POR Threshold	V <sub>IN</sub>			8.0	0.9	1	V
VIN POR Hysteresis	V <sub>IN(hys)</sub>			-	0.5	-	V
VCNTL Nominal Supply Current	I <sub>CNTL</sub>	EN= V <sub>CNTL</sub>		-	1	1.8	mA
VCNTL Shuntdown Current	I <sub>SD</sub>	EN= 0V		-	15	30	uA
Feedback Voltage	$V_{FB}$	V <sub>CNTL</sub> =3.0 ~ 5.5V, I <sub>OUT</sub> =10mA		0.784	0.8	0.816	V
Load Regulation		I <sub>OUT</sub> =0A ~ 3A		-	0.2	0.5	%
Dropout Voltage	$V_{DROP}$	I <sub>OUT</sub> = 3A, V <sub>CNTL</sub> =5V	1.2V < V <sub>OUT</sub> < 1.8V	-	0.23	0.28	V
			$1.8V \le V_{OUT} < 2.5V$	-	0.28	0.33	
			$2.5V \le V_{OUT} \le 2.8V$	-	0.33	0.38	
VOUT Pull Low Resistance		EN=0V		-	50	-	Ω
Soft Start Time	T <sub>SS</sub>			-	2	4	ms


## **ELECTRICAL SPECIFICATIONS(Cont.)**

Parameter		SYM	TEST CONDITION	MIN	TYP	MAX	UNITS	
EN Pin Logic High Threshold Voltage		$V_{ENH}$	Enable	1.2	-	-	V	
		$V_{ENL}$	Disable	-	-	0.4	V	
EN Hysteresis				-	50	-	mV	
EN Pin Pull-Up Cu	ırrent	I <sub>EN</sub>	EN=GND	-	10	-	uA	
Current Limit		I <sub>LIM</sub>	V <sub>CNTL</sub> =3~5.5V, T <sub>J</sub> = -40 ~ 125°C	4.3	-	-	Α	
Ripple Rejection	VIN	PSRR	F=120Hz, I <sub>OUT</sub> =100mA	-	65	-	dB	
	VCNTL			-	60	-		
Under-Voltage Thi	reshold		VFB Falling	-	0.4	-	V	
POK Threshold Volt	tage for Power OK	$V_{POK}$	VFB Rising	89%	92%	95%	VFB	
POK Threshold Vo	oltage for Power	$V_{PNOK}$	VFB Falling	79%	82%	85%	VFB	
POK Low Voltage			POK sinks 5mA	-	0.25	0.4	V	
POK Delay Time		T <sub>DELAY</sub>		8.0	2	4	ms	
Thermal Shutdown Temp		TSD		-	150	-	°C	
Thermal Shutdown Hysteresis				-	50	-		

## **PIN DESCRIPTIONS**

PIN SYMBOL	PIN DESCRIPTION		
GND	GND Pin		
FB	Feedback Pin		
	Internal Pull High.		
EN	EN=High or Floating à Enable		
	EN=Low à Shutdown mode		
VOUT	Output Voltage pin		
РОК	Power OK Output Pin		
VCNTL	CNTL Pin Input Voltage		
VCC	Input Voltage		
EP	Connect to VIN or GND		

## **BLOCK DIAGRAM**



#### **FUNCTION PIN DESCRIPTION**

#### FΒ

Connecting this pin to an external resistor divider receives the feedback voltage of the regulator. The output voltage set by the resistor divider is determined by:

$$VOUT = 0.8 \times (1 + R1/R2)$$

Where R1 is connected from VOUT to FB with Kelvin sensing and R2 is connected from FB to GND. A bypass capacitor may be connected with R1in parallel to improve load transient response. The recommended R2 and R1 are in the range of  $1K\sim100K\Omega$ .

#### VIN

Main supply input pins for power conversions. The voltage at this pin is monitored for Power-On Reset purpose.

#### **VCNTL**

Power input pin of the control circuitry. Connecting this pin to a +5V (recommended) supply voltage provides the bias for the control circuitry. The voltage at this pin is monitored for Power-On Reset purpose.

#### **POK**

Power-OK signal output pin. This pin is an open-drain output used to indicate status of output voltage by sensing FB voltage. This pin is pulled low when the rising FB voltage is not above the VPOK threshold or the falling FB voltage is below the VPOK threshold, indicating the output is not OK.

#### ΕN

Enable control pin. Pulling and holding this pin below 0.4V shuts down the output. When re-enabled, the IC undergoes a new soft-start cycle. Left this pin open, this pin is internal pulled up to VCNTL voltage, enabling the regulator.

#### **VOUT**

Output of the regulator. Please connect Pin 3 and Pin 4 using wide tracks. It is necessary to connect an output capacitor with this pin for closed-loop compensation and improving transient responses.

#### **FUNCTION DESCRIPTION**

#### Power-On-Reset

A Power-On-Reset (POR) circuit monitors both input voltages at VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after the two supply voltages exceed their rising POR threshold voltages during powering on. The POR function also pulls low the POK pin regardless the output voltage when the VCNTL voltage falls below its falling POR threshold.

#### **Internal Soft-Start**

An internal soft-start function controls rise rate of the output voltage to limit the current surge at start-up. The typical soft-start interval is about 2ms.

#### **Current Limit**

The APE8968 monitors the current via the output NMOS and limits the maximum current to prevent load and APE8968 from damages during overload or short circuit conditions.



## **FUNCTION DESCRIPTION(Cont.)**

#### **Output Voltage Regulation**

An error amplifier working with a temperature compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

#### **Under Voltage Protection (UVP)**


The APE8968 monitors the voltage on FB pin after soft-start process is finished. Therefore the UVP is disabling during soft-start. When the voltage on FB pin falls below the under-voltage threshold, the UVP circuit shuts off the output immediately. After a while, the APE8968 starts a new soft-start to regulate output.

#### **Thermal Shutdown**

A thermal shutdown circuit limits the junction temperature of APE8968. When the junction temperature exceeds +150°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start cycle after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown designed.

#### **PCB Layout Consideration**


It is necessary to solder the exposed pad to Vin or Gnd plane as a heat sink and ensure it have enough cooper plane to radiate the thermal. Input capacitor, output capacitor, voltage divider and bypass capacitor need to place near IC as close as possible to decouple the high frequency ripple and noise. The traces shall be short and wide to minimize the parasitic resistance and inductance. Besides, the application circuit shall be close to the load for excellent load transient response.







## TYPICAL PERFORMANCE CHARACTERISTICS


#### START UP WAVEFORM -1 VCNTL READY







#### START UP WAVEFORM -2 VIN READY






#### EN OFF → ON







## **TYPICAL PERFORMANCE CHARACTERISTICS**


#### LOAD TRANSCENT







#### SHORT CIRCUIT RELEASE






#### THERMAL SHUT DOWN RELEASE







## **TYPICAL PERFORMANCE CHARACTERISTICS**

#### POK VS. DISABLE





# DROPOUT VOLTAGE VS. OUTPUT CURRENT VCNTL=5V, IOUT=0mA to 3A



## MARKING INFORMATION

ESOP-8

