## 6 <br> SAM88RCRI INSTRUCTION SET

## OVERVIEW

The SAM88RCRI instruction set is designed to support the large register file. It includes a full complement of 8 -bit arithmetic and logic operations. There are 41 instructions. No special I/O instructions are necessary because I/O control and data registers are mapped directly into the register file. Flexible instructions for bit addressing, rotate, and shift operations complete the powerful data manipulation capabilities of the SAM88RCRI instruction set.

## REGISTER ADDRESSING

To access an individual register, an 8-bit address in the range $0-255$ or the 4-bit address of a working register is specified. Paired registers can be used to construct 13-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2, "Address Spaces".

## ADDRESSING MODES

There are six addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), and Immediate (IM). For detailed descriptions of these addressing modes, please refer to Chapter 3, "Addressing Modes".

## Table 6-1. Instruction Group Summary

| Mnemonic | Operands | Instruction |
| :--- | :--- | :--- |
|  |  |  |
| Load Instructions |  |  |
| CLR | dst | Clear |
| LD | dst,src | Load |
| LDC | $d s t, s r c$ | Load program memory |
| LDE | dst,src | Load external data memory |
| LDCD | dst,src | Load program memory and decrement |
| LDED | $d s t, s r c$ | Load external data memory and decrement |
| LDCI | $d s t, s r c$ | Load program memory and increment |
| LDEI | $d s t, s r c$ | Load external data memory and increment |
| POP | dst | Pop from stack |
| PUSH | src | Push to stack |

## Arithmetic Instructions

| ADC | dst,src | Add with carry |
| :--- | :--- | :--- |
| ADD | dst,src | Add |
| CP | dst,src | Compare |
| DEC | dst | Decrement |
| INC | dst | Increment |
| SBC | dst,src | Subtract with carry |
| SUB | dst,src | Subtract |

## Logic Instructions

| AND | dst,src | Logical AND |
| :--- | :--- | :--- |
| COM | $d s t$ | Complement |
| OR | $d s t$, src | Logical OR |
| XOR | $d s t, s r c$ | Logical exclusive OR |

Table 6-1. Instruction Group Summary (Continued)

| Mnemonic $\quad$ Operands | Instruction |
| :---: | :---: | :---: |

Program Control Instructions

| CALL | dst | Call procedure |
| :--- | :--- | :--- |
| IRET |  | Interrupt return |
| JP | cc,dst | Jump on condition code |
| JP | dst | Jump unconditional |
| JR | cc,dst | Jump relative on condition code |
| RET |  | Return |

## Bit Manipulation Instructions

| TCM | dst,src | Test complement under mask |
| :--- | :--- | :--- |
| TM | dst,src | Test under mask |

## Rotate and Shift Instructions

| RL | dst | Rotate left |
| :--- | :--- | :--- |
| RLC | $d s t$ | Rotate left through carry |
| RR | $d s t$ | Rotate right |
| RRC | dst | Rotate right through carry |
| SRA | $d s t$ | Shift right arithmetic |

CPU Control Instructions

| CCF | Complement carry flag |
| :--- | :--- |
| DI | Disable interrupts |
| EI | Enable interrupts |
| IDLE | Enter Idle mode |
| NOP | No operation |
| RCF | Reset carry flag |
| SCF | Set carry flag |
| STOP | Enter stop mode |

## FLAGS REGISTER (FLAGS)

The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.4-FLAGS.7, can be tested and used with conditional jump instructions;

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.


Figure 6-1. System Flags Register (FLAGS)

## FLAG DESCRIPTIONS

## 33Overflow Flag (FLAGS.4, V)

The V flag is set to " 1 " when the result of a two's-complement operation is greater than +127 or less than -128 .
It is also cleared to " 0 " following logic operations.

## Sign Flag (FLAGS.5, S)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

## Zero Flag (FLAGS.6, Z)

For arithmetic and logic operations, the $Z$ flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the $Z$ flag is set to "1" if the result is logic zero.

## Carry Flag (FLAGS.7, C)

The C flag is set to " 1 " if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

## INSTRUCTION SET NOTATION

Table 6-2. Flag Notation Conventions

| Flag | Description |
| :---: | :--- |
| C | Carry flag |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| 0 | Cleared to logic zero |
| 1 | Set to logic one |
| * | Set or cleared according to operation |
| - | Value is unaffected |
| x | Value is undefined |

Table 6-3. Instruction Set Symbols

| Symbol | Description |
| :---: | :--- |
| dst | Destination operand |
| src | Source operand |
| @ | Indirect register address prefix |
| PC | Program counter |
| FLAGS | Flags register (D5H) |
| $\#$ | Immediate operand or register address prefix |
| H | Hexadecimal number suffix |
| D | Decimal number suffix |
| B | Binary number suffix |
| opc | Opcode |

Table 6-4. Instruction Notation Conventions

| Notation | Description | Actual Operand Range |
| :---: | :---: | :---: |
| cc | Condition code | See list of condition codes in Table 6-6. |
| r | Working register only | Rn ( $\mathrm{n}=0-15$ ) |
| rr | Working register pair | $\operatorname{RRp}(\mathrm{p}=0,2,4, \ldots, 14)$ |
| R | Register or working register | reg or Rn (reg = 0-255, $\mathrm{n}=0-15$ ) |
| RR | Register pair or working register pair | reg or RRp (reg = 0-254, even number only, where $p=0,2, \ldots, 14)$ |
| Ir | Indirect working register only | @Rn ( $\mathrm{n}=0-15$ ) |
| IR | Indirect register or indirect working register | @Rn or @reg (reg = 0-255, $\mathrm{n}=0-15$ ) |
| Irr | Indirect working register pair only | $@ \operatorname{RRp}(\mathrm{p}=0,2, \ldots, 14)$ |
| IRR | Indirect register pair or indirect working register pair | @RRp or @reg (reg = 0-254, even only, where $p=0,2, \ldots, 14)$ |
| X | Indexed addressing mode | \#reg[Rn] (reg = 0-255, $\mathrm{n}=0-15$ ) |
| XS | Indexed (short offset) addressing mode | $\begin{aligned} & \# \text { addr[RRp] (addr }=\text { range }-128 \text { to }+127 \text {, where } \\ & p=0,2, \ldots, 14) \end{aligned}$ |
| XL | Indexed (long offset) addressing mode | $\begin{aligned} & \text { \#addr [RRR] (addr = range 0-8191, where } \\ & \mathrm{p}=0,2, \ldots, 14) \end{aligned}$ |
| DA | Direct addressing mode | addr (addr = range 0-8191) |
| RA | Relative addressing mode | addr (addr = number in the range +127 to -128 that is an offset relative to the address of the next instruction) |
| IM | Immediate addressing mode | \#data (data $=0-255$ ) |

Table 6-5. Opcode Quick Reference

| OPCODE MAP |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOWER NIBBLE (HEX) |  |  |  |  |  |  |  |  |  |
|  | - | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| U | 0 | $\begin{gathered} \text { DEC } \\ \text { R1 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { IR1 } \end{gathered}$ | $\begin{aligned} & \text { ADD } \\ & \text { r1, } 22 \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { r1, } \mathrm{l} 2 \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { IR2,R1 } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \text { R1,IM } \end{gathered}$ |  |
| P | 1 | $\begin{gathered} \text { RLC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { RLC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { r1, } 2 \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { IR2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { R1,IM } \end{aligned}$ |  |
| P | 2 | $\begin{gathered} \text { INC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \mathrm{SUB} \\ & \text { r1, Ir2 } \end{aligned}$ | $\begin{gathered} \text { SUB } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { R1,IM } \end{gathered}$ |  |
| E | 3 | JP IRR1 |  | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{r} 1, \mathrm{r} 2 \end{aligned}$ | $\underset{\mathrm{r} 1, \mathrm{lr} 2}{\mathrm{SBC}}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{R} 1, \mathrm{IM} \end{gathered}$ |  |
| R | 4 |  |  | $\begin{gathered} \mathrm{OR} \\ \mathrm{r} 1, \mathrm{r} 2 \end{gathered}$ | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{r} 1, \mathrm{l} 2 \end{aligned}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{IR} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { OR } \\ \text { R1,IM } \end{gathered}$ |  |
|  | 5 | $\begin{gathered} \hline \text { POP } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \hline \text { POP } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { r1, } \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { R1,IM } \end{gathered}$ |  |
| N | 6 | $\begin{gathered} \mathrm{COM} \\ \mathrm{R} 1 \end{gathered}$ | $\mathrm{COM}$ | $\begin{aligned} & \text { TCM } \\ & \text { r1, } 22 \end{aligned}$ | $\begin{aligned} & \text { TCM } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{aligned} & \text { TCM } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{gathered} \text { TCM } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{aligned} & \text { TCM } \\ & \text { R1,IM } \end{aligned}$ |  |
| 1 | 7 | $\begin{aligned} & \text { PUSH } \\ & \text { R2 } \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { IR2 } \end{aligned}$ | $\begin{gathered} \text { TM } \\ \text { r1, } \mathrm{r} 2 \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { r1, lr2 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { R1,IM } \end{gathered}$ |  |
| B | 8 |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{r} 1, \mathrm{x}, \mathrm{r} 2 \end{gathered}$ |
| B | 9 | $\begin{aligned} & \mathrm{RL} \\ & \mathrm{R} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{RL} \\ & \mathrm{IR} 1 \end{aligned}$ |  |  |  |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{r} 2, \mathrm{x}, \mathrm{r} 1 \end{gathered}$ |
| L | A |  |  | $\underset{\mathrm{r} 1, \mathrm{r} 2}{\mathrm{CP}}$ | $\underset{\text { r1,lr2 }}{\mathrm{CP}}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{IR} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { CP } \\ \mathrm{R} 1, \mathrm{IM} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { LDC } 1 \mathrm{lrr2}, \mathrm{xL} \end{array}$ |
| E | B | $\begin{gathered} \text { CLR } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \hline \text { CLR } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \text { r1, } \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \mathrm{r} 1, \mathrm{l} 2 \end{aligned}$ | $\begin{gathered} \text { XOR } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { XOR } \\ \text { IR2.R1 } \end{gathered}$ | $\begin{gathered} \text { XOR } \\ \text { R1,IM } \end{gathered}$ | $\underset{\text { r2, lrr2, xL }}{\text { LDC }}$ |
|  | C | RRC | $\begin{aligned} & \text { RRC } \\ & \text { IR1 } \end{aligned}$ |  | $\underset{\mathrm{r} 1, \mathrm{lr} 2}{\mathrm{LDC}}$ |  |  |  | $\stackrel{\text { LD }}{\mathrm{r1}, \mathrm{lr} 2}$ |
| H | D | SRA | $\underset{\text { SRA }}{\text { SRA }}$ |  | $\underset{\text { r2,lrı1 }}{\text { LDC }}$ |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{IR1} 1, \mathrm{IM} \end{gathered}$ | $\begin{gathered} \mathrm{LD} \\ \mathrm{Ir1} 1, \mathrm{r} 2 \end{gathered}$ |
| E | E | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{R} 1 \end{aligned}$ | $\begin{aligned} & \hline \text { RR } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { LDCD } \\ & \text { r1, } \mathrm{lrr2} \end{aligned}$ | $\begin{aligned} & \mathrm{LDCl} \\ & \mathrm{r} 1, \mathrm{lr} 2 \end{aligned}$ | $\begin{gathered} \mathrm{LD} \\ \mathrm{R2}, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { R2,IR1 } \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { R1,IM } \end{gathered}$ | $\underset{\mathrm{r} 1, \mathrm{lrr2}, \mathrm{xs}}{\mathrm{LDC}}$ |
| X | F |  |  |  |  | CALL IRR1 | $\begin{gathered} \mathrm{LD} \\ \mathrm{IR2} 2, \mathrm{R} 1 \end{gathered}$ | CALL DA1 | $\underset{\mathrm{r} 2, \mathrm{lrr1}, \mathrm{xs}}{\mathrm{LDC}}$ |

Table 6-5. Opcode Quick Reference (Continued)


## CONDITION CODES

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Table 6-6. Condition Codes

| Binary | Mnemonic | Description | Flags Set |
| :---: | :---: | :---: | :---: |
| 0000 | F | Always false | - |
| 1000 | T | Always true | - |
| $0111{ }^{(1)}$ | C | Carry | $C=1$ |
| $1111{ }^{(1)}$ | NC | No carry | $C=0$ |
| $0110{ }^{(1)}$ | Z | Zero | $Z=1$ |
| $1110{ }^{(1)}$ | NZ | Not zero | $\mathrm{Z}=0$ |
| 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $\mathrm{S}=1$ |
| 0100 | OV | Overflow | $\mathrm{V}=1$ |
| 1100 | NOV | No overflow | $\mathrm{V}=0$ |
| $0110{ }^{(1)}$ | EQ | Equal | $Z=1$ |
| $1110{ }^{(1)}$ | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=0$ |
| 0001 | LT | Less than | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=1$ |
| 1010 | GT | Greater than | $(\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V})$ ) $=0$ |
| 0010 | LE | Less than or equal | $(Z \bigcirc \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=1$ |
| $1111{ }^{(1)}$ | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| $0111{ }^{(1)}$ | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(\mathrm{C}=0$ AND $\mathrm{Z}=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |

## NOTES:

1. It indicates condition codes that are related to two different mnemonics but which test the same flag.

For example, $Z$ and EQ are both true if the zero flag $(Z)$ is set, but after an ADD instruction, $Z$ would probably be used; after a CP instruction, however, EQ would probably be used.
2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.

## SMMSUNG

## INSTRUCTION DESCRIPTIONS

This section contains detailed information and programming examples for each instruction in the SAM87Ri instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction


## ADC - Add with Carry

ADC dst,src
Operation: $d s t \leftarrow d s t+\operatorname{src}+\mathrm{c}$
The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected.
Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

## Format:



Examples: Given: R1 $=10 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}, \mathrm{C}$ flag $=" 1$ ", register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, and register $03 \mathrm{H}=0 \mathrm{AH}$ :

| ADC | $R 1, R 2$ | $\rightarrow$ | $R 1=14 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| ADC | $R 1, @ R 2$ | $\rightarrow$ | $R 1=1 \mathrm{BH}, \mathrm{R} 2=03 \mathrm{H}$ |
| ADC | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=24 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADC | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=2 \mathrm{BH}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADC | $01 \mathrm{H}, \# 11 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=32 \mathrm{H}$ |

In the first example, destination register R1 contains the value 10 H , the carry flag is set to " 1 ", and the source working register R2 contains the value 03 H . The statement "ADC R1,R2" adds 03 H and the carry flag value ("1") to the destination value 10 H , leaving 14 H in register R1.

## ADD - Add

| ADD | $d s t$, src |
| :--- | :--- |
| Operation: | $d s t \leftarrow d s t+$ src |

The source operand is added to the destination operand and the sum is stored in the destination.
The contents of the source are unaffected. Two's-complement addition is performed.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Add dst | ode <br> SrC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \\| |  | 2 | 4 | 02 | $r$ | $r$ |
|  |  |  |  | 6 | 03 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 04 | R | R |
|  |  |  |  | 6 | 05 | R | IR |
| opc | dst | SrC | 3 | 6 | 06 | R | IM |

Examples: Given: R1 $=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| ADD | $\mathrm{R} 1, \mathrm{R} 2$ | $\rightarrow$ | $\mathrm{R} 1=15 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| ADD | $\mathrm{R} 1, @ \mathrm{R} 2$ | $\rightarrow$ | $\mathrm{R} 1=1 \mathrm{CH}, \mathrm{R} 2=03 \mathrm{H}$ |
| ADD | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=24 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADD | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=2 \mathrm{BH}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADD | $01 \mathrm{H}, \# 25 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=46 \mathrm{H}$ |

In the first example, destination working register R 1 contains 12 H and the source working register R2 contains 03 H . The statement "ADD R1,R2" adds 03 H to 12 H , leaving the value 15 H in register R1.

## AND - Logical AND

AND dst,src
Operation: dst $\leftarrow$ dst AND src
The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags: C: Unaffected.
$\mathbf{Z}$ : Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | 52 | $r$ | $r$ |
|  |  |  |  | 6 | 53 | $r$ | Ir |
| opc | SrC | dst | 3 | 6 | 54 | R | R |
|  |  |  |  | 6 | 55 | R | IR |
| opc | dst | SrC | 3 | 6 | 56 | R | IM |

Examples: Given: R1 $=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| AND | $R 1, R 2$ | $\rightarrow$ | $R 1=02 H, R 2=03 H$ |
| :--- | :--- | :--- | :--- |
| AND | $R 1, @ R 2$ | $\rightarrow$ | $R 1=02 H, R 2=03 H$ |
| AND | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=01 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=00 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, \# 25 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=21 \mathrm{H}$ |

In the first example, destination working register R1 contains the value 12 H and the source working register R2 contains 03 H . The statement "AND R1,R2" logically ANDs the source operand 03 H with the destination operand value 12 H , leaving the value 02 H in register R .

## CALL - Call Procedure

CALL
dst
Operation: $\quad \mathrm{SP} \quad \leftarrow \mathrm{SP}-1$
$@ S P \quad \leftarrow \quad \mathrm{PCL}$
$\mathrm{SP} \leftarrow \mathrm{SP}-1$
$@ S P \leftarrow \quad \mathrm{PCH}$
$\mathrm{PC} \leftarrow \mathrm{dst}$
The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 3 | 14 | F6 | DA |
| opc | dst | 2 | 12 | F4 | IRR |

Examples: Given: RO $=15 \mathrm{H}, \mathrm{R} 1=21 \mathrm{H}, \mathrm{PC}=1 \mathrm{~A} 47 \mathrm{H}$, and $\mathrm{SP}=0 \mathrm{~B} 2 \mathrm{H}$ :
CALL $\quad 1521 \mathrm{H} \quad \rightarrow \quad \mathrm{SP}=0 \mathrm{OBOH}$
(Memory locations $00 \mathrm{H}=1 \mathrm{AH}, 01 \mathrm{H}=4 \mathrm{AH}$, where 4 AH is the address that follows the instruction.)
CALL @RRO $\rightarrow \quad \mathrm{SP}=0 \mathrm{BOH}(00 \mathrm{H}=1 \mathrm{AH}, 01 \mathrm{H}=49 \mathrm{H})$
In the first example, if the program counter value is 1 A 47 H and the stack pointer contains the value 0 B 2 H , the statement "CALL 1521 H " pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 00 H . The PC is then loaded with the value 1521 H , the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RRO" produces the same result except that the 49H is stored in stack location 01H (because the two-byte instruction format was used). The PC is then loaded with the value 1521 H , the address of the first instruction in the program sequence to be executed.

## CCF - Complement Carry Flag

## CCF

Operation: $\quad \mathrm{C} \leftarrow$ NOT C
The carry flag $(\mathrm{C})$ is complemented. If $\mathrm{C}=" 1$ ", the value of the carry flag is changed to logic zero; if $C=$ " 0 ", the value of the carry flag is changed to logic one.

Flags: C: Complemented.
No other flags are affected.

## Format:

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 4 | EF |

Example: Given: The carry flag = " 0 ":
CCF
If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.

## CLR-Clear

CLR dst

Operation: $\quad$ dst $\leftarrow$ " $0 "$
The destination location is cleared to " 0 ".
Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | B0 | R |

Examples: Given: Register $00 \mathrm{H}=4 \mathrm{FH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=5 \mathrm{EH}$ :
CLR $00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=00 \mathrm{H}$
CLR @01H $\rightarrow \quad$ Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=00 \mathrm{H}$
In Register ( R ) addressing mode, the statement "CLR 00 H " clears the destination register 00 H value to 00 H . In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02 H register value to 00 H .

## COM - Complement

COM dst

Operation: dst $\leftarrow$ NOT dst
The contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to "0".

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 60 | $R$ |

Examples: Given: $\mathrm{R} 1=07 \mathrm{H}$ and register $07 \mathrm{H}=0 \mathrm{~F} 1 \mathrm{H}$ :
$\mathrm{COM} \quad \mathrm{R} 1 \quad \rightarrow \quad \mathrm{R} 1=0 \mathrm{~F} 8 \mathrm{H}$
COM @R1 $\rightarrow \quad \mathrm{R} 1=07 \mathrm{H}$, register $07 \mathrm{H}=0 \mathrm{EH}$
In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07 H (11110001B), leaving the new value 0EH (00001110B).

## CP - Compare

CP dst,src
Operation: dst - src
The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags: C: Set if a "borrow" occurred (src > dst); cleared otherwise.
$\mathbf{Z}$ : Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

## Format:



Examples: 1. Given: $\mathrm{R} 1=02 \mathrm{H}$ and $\mathrm{R} 2=03 \mathrm{H}$ :
$\mathrm{CP} \quad \mathrm{R} 1, \mathrm{R} 2 \rightarrow \quad$ Set the C and S flags
Destination working register R1 contains the value 02 H and source register R 2 contains the value 03 H . The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, $C$ and $S$ are "1".
2. Given: $\mathrm{R} 1=05 \mathrm{H}$ and $\mathrm{R} 2=0 \mathrm{AH}$ :

|  | CP | R1,R2 |
| :--- | :--- | :--- |
|  | JP | UGE,SKIP |
|  | INC | R1 |
| SKIP | LD | R3,R1 |

In this example, destination working register R1 contains the value 05 H which is less than the contents of the source working register R2 (OAH). The statement "CP R1,R2" generates $C=$ "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06 H remains in working register R3.

## DEC - Decrement

DEC dst
Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}-1$
The contents of the destination operand are decremented by one.
Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
$\mathbf{S}$ : Set if result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, dst value is $-128(80 \mathrm{H})$ and result value is + 127 (7FH); cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 00 | R |
|  |  | 4 | 01 | IR |  |

Examples: Given: R1 $=03 \mathrm{H}$ and register $03 \mathrm{H}=10 \mathrm{H}$ :
DEC $\quad \mathrm{R} 1 \quad \rightarrow \quad \mathrm{R} 1=02 \mathrm{H}$
DEC @R1 $\rightarrow \quad$ Register 03H = 0FH
In the first example, if working register R1 contains the value 03 H , the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02 H . In the second example, the statement "DEC @R1" decrements the value 10 H contained in the destination register 03 H by one, leaving the value 0 FH .

## DI — Disable Interrupts

DI
Operation: $\quad$ SYM $(2) \leftarrow 0$
Bit zero of the system mode register, SYM.2, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

Flags: No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: | :---: |
| opc | 1 | 4 | $8 F$ |

Example: $\quad$ Given: $S Y M=04 \mathrm{H}$ :
DI
If the value of the SYM register is 04 H , the statement "DI" leaves the new value 00 H in the register and clears SYM. 2 to "0", disabling interrupt processing.

## El - Enable Interrupts

## El

Operation: $\quad$ SYM $(2) \leftarrow 1$
An El instruction sets bit 2 of the system mode register, SYM. 2 to "1". This allows interrupts to be serviced as they occur. If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the El instruction.

Flags: No flags are affected.
Format:

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 4 | $9 F$ |

Example: $\quad$ Given: $S Y M=00 H$ :
El
If the SYM register contains the value 00 H , that is, if interrupts are currently disabled, the statement "El" sets the SYM register to 04 H , enabling all interrupts. (SYM. 2 is the enable bit for global interrupt processing.)

## IDLE - Idle Operation

IDLE
Operation:
The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: No flags are affected.
Format:

|  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst src |
| :---: | :---: | :---: | :---: | :---: |
| opc | 1 | 4 | 6F | - - |

Example: The instruction
IDLE
NOP
NOP
NOP
stops the CPU clock but not the system clock.

## INC - Increment

INC dst
Operation: $\quad$ dst $\leftarrow$ dst +1
The contents of the destination operand are incremented by one.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is dst value is $+127(7 \mathrm{FH})$ and result is $-128(80 \mathrm{H})$; cleared otherwise.

## Format:



Examples: Given: R0 $=1 \mathrm{BH}$, register $00 \mathrm{H}=0 \mathrm{CH}$, and register $1 \mathrm{BH}=0 \mathrm{FH}$ :

| INC | RO | $\rightarrow$ | $\mathrm{RO}=1 \mathrm{CH}$ |
| :--- | :--- | :--- | :--- |
| INC | 00 H | $\rightarrow$ | Register $00 \mathrm{H}=0 \mathrm{DH}$ |
| INC | $@ R 0$ | $\rightarrow$ | $R 0=1 B H$, register $01 \mathrm{H}=10 \mathrm{H}$ |

In the first example, if destination working register R0 contains the value 1 BH , the statement "INC R0" leaves the value 1CH in that same register.

The next example shows the effect an INC instruction has on register 00 H , assuming that it contains the value 0 CH .

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1 BH from 0 FH to 10 H .

## IRET - Interrupt Return

## IRET

IRET
Operation:
FLAGS $\leftarrow$ @SP
$S P \leftarrow S P+1$
$\mathrm{PC} \leftarrow$ @SP
$S P \leftarrow S P+2$
$\operatorname{SYM}(2) \leftarrow 1$
This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).
Format:

| IRET <br> (Normal) | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 10 | BF |

## JP - Jump

| JP | cc,dst | (Conditional) |
| :--- | :--- | :--- |
| JP | dst | (Unconditional) |

Operation: If cc is true, $\mathrm{PC} \leftarrow$ dst
The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.
Format: ${ }^{(1)}$

| (2) |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| cc \| opc | dst |  | 3 | 8 | $c c D$$c c=0$ to F | DA |
|  |  |  |  |  |  |
| opc | dst |  |  | 2 | 8 | 30 | IRR |

## NOTES:

1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the op code are both four bits.

Examples: Given: The carry flag $(C)=" 1 "$, register $00=01 \mathrm{H}$, and register $01=20 \mathrm{H}$ :

$$
\begin{array}{llll}
\mathrm{JP} & \text { C,LABEL_W } & \rightarrow \text { LABEL_W }=1000 \mathrm{H}, \mathrm{PC}=1000 \mathrm{H} \\
\mathrm{JP} & @ 00 \mathrm{H} & \rightarrow & P C=0120 \mathrm{H}
\end{array}
$$

The first example shows a conditional JP. Assuming that the carry flag is set to " 1 ", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000 H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00 H and 01 H , leaving the value 0120 H .

## JR - Jump Relative

JR cc,dst
Operation: If cc is true, $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$
If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed (See list of condition codes).

The range of the relative address is $+127,-128$, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: $\quad$ No flags are affected.

## Format:

| (note) |  |  |  |  |  |  |  |  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{cc} \mid \mathrm{opc}$ | dst |  | 2 | 6 | ccB | RA |  |  |  |  |  |  |

NOTE: In the first byte of the two-byte instruction format, the condition code and the op code are each four bits.

Example: Given: The carry flag $=11 "$ and LABEL_X $=1 F F 7 H$ :
JR C,LABEL_X $\rightarrow \quad \mathrm{PC}=1 \mathrm{FF} 7 \mathrm{H}$
If the carry flag is set (that is, if the condition code is true), the statement "JR C,LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.

## LD - Load

LD dst,src

Operation: $\quad \mathrm{dst} \leftarrow \operatorname{src}$
The contents of the source are loaded into the destination. The source's contents are unaffected.
Flags: $\quad$ No flags are affected.

## Format:



## LD - Load

## LD (Continued)

Examples: Given: R0 $=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$, register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=02 \mathrm{H}, \mathrm{LOOP}=30 \mathrm{H}$, and register $3 \mathrm{AH}=0 \mathrm{FFH}$ :

LD RO,\#10H $\rightarrow \quad$ RO $=10 \mathrm{H}$
LD R0,01H $\quad \rightarrow \quad$ R0 $=20 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$
LD $\quad 01 \mathrm{H}, \mathrm{R0} \quad \rightarrow \quad$ Register $01 \mathrm{H}=01 \mathrm{H}, \mathrm{RO}=01 \mathrm{H}$
LD R1,@R0 $\rightarrow \quad \mathrm{R} 1=20 \mathrm{H}, \mathrm{R} 0=01 \mathrm{H}$
LD @R0,R1 $\rightarrow \quad$ R0 $=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$, register 01H $=0 \mathrm{AH}$
LD $00 \mathrm{H}, 01 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=20 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$
LD $02 \mathrm{H}, @ 00 \mathrm{H} \rightarrow \quad$ Register $02 \mathrm{H}=20 \mathrm{H}$, register $00 \mathrm{H}=01 \mathrm{H}$
LD $00 \mathrm{H}, \# 0 \mathrm{AH} \quad \rightarrow \quad$ Register $00 \mathrm{H}=0 \mathrm{AH}$
LD @00H,\#10H $\rightarrow \quad$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=10 \mathrm{H}$
LD @00H, $02 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=02$, register $02 \mathrm{H}=02 \mathrm{H}$
LD R0,\#LOOP[R1] $\rightarrow \quad$ R0 $=0 F F H, R 1=0 A H$
LD \#LOOP[R0],R1 $\rightarrow$ Register $31 \mathrm{H}=0 \mathrm{AH}, \mathrm{RO}=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$

## LDC/LDE - Load Memory

## LDC/LDE dst,src

Operation: dst $\leftarrow$ src
This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "lrr" or "rr" values an even number for program memory and odd an odd number for data memory.

Flags: No flags are affected.

## Format:

1. 

| opc | dst $\mid$ src |
| :---: | :---: |


| Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | src |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 10 | C3 | r | Irr |
| 2 | 10 | D3 | Irr | r |
| 3 | 12 | E7 | r | XS [rr] |
| 3 | 12 | F7 | XS [rr] | r |
| 4 | 14 | A7 | r | XL [rr] |

6. 

| opc | src \| dst | $X_{L}$ | $X_{L}$ |
| :---: | :---: | :---: | :---: |

7. 

| opc | dst $\mid 0000$ | DA $_{\mathrm{L}}$ | $\mathrm{DA}_{\mathrm{H}}$ |
| :---: | :---: | :---: | :---: |

8. 

| opc | src $\mid 0000$ | $D A_{L}$ | $D A_{H}$ |
| :---: | :---: | :---: | :---: |

9. 

| opc | dst $\mid 0001$ | DA $_{L}$ | $D A_{H}$ |
| :---: | :---: | :---: | :---: |

10. 

| opc | src $\mid 0001$ | $D A_{L}$ | $D A_{H}$ |
| :---: | :---: | :---: | :---: |

## NOTES:

1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0-1.
2. For formats 3 and 4, the destination address "XS [rr]" and the source address "XS [rr]" are each one byte.
3. For formats 5 and 6 , the destination address " $\mathrm{XL}[\mathrm{rr}]$ " and the source address " $\mathrm{XL}[\mathrm{rr}]$ " are each two bytes.
4. The DA and $r$ source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.

## LDC/LDE - Load Memory

LDC/LDE (Continued)
Examples: Given: R0 $=11 \mathrm{H}, \mathrm{R} 1=34 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}, \mathrm{R} 4=00 \mathrm{H}, \mathrm{R} 5=60 \mathrm{H}$; Program memory locations $0061=\mathrm{AAH}, 0103 \mathrm{H}=4 \mathrm{FH}, 0104 \mathrm{H}=1 \mathrm{~A}, 0105 \mathrm{H}=6 \mathrm{DH}$, and $1104 \mathrm{H}=$ 88 H . External data memory locations $0061 \mathrm{H}=\mathrm{BBH}, 0103 \mathrm{H}=5 \mathrm{FH}, 0104 \mathrm{H}=2 \mathrm{AH}, 0105 \mathrm{H}=$ 7 DH , and $1104 \mathrm{H}=98 \mathrm{H}$ :

| LDC | R0,@RR2 | R0 $\leftarrow$ contents of program memory location 0104 H $\mathrm{RO}=1 \mathrm{AH}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$ |
| :---: | :---: | :---: |
| LDE | R0,@RR2 | R0 $\leftarrow$ contents of external data memory location 0104 H $R 0=2 A H, R 2=01 H, R 3=04 H$ |
| LDC (note) | @RR2,R0 | 11 H (contents of R 0 ) is loaded into program memory location 0104H (RR2), <br> working registers R0, R2, R3 $\rightarrow$ no change |
| LDE | @RR2,R0 | 11 H (contents of RO) is loaded into external data memory location 0104H (RR2), <br> working registers R0, R2, R3 $\rightarrow$ no change |
| LDC | R0,\#01H[RR4] | R0 $\leftarrow$ contents of program memory location 0061 H (01H + RR4), $R 0=A A H, R 2=00 H, R 3=60 H$ |
| LDE | R0,\#01H[RR4] | $\mathrm{R} 0 \leftarrow$ contents of external data memory location 0061 H $(01 \mathrm{H}+\mathrm{RR} 4), \mathrm{R} 0=\mathrm{BBH}, \mathrm{R} 4=00 \mathrm{H}, \mathrm{R} 5=60 \mathrm{H}$ |
| LDC (note) | \#01H[RR4],R0 | 11 H (contents of R 0 ) is loaded into program memory location $0061 \mathrm{H}(01 \mathrm{H}+0060 \mathrm{H})$ |
| LDE | \#01H[RR4],R0 | 11 H (contents of RO) is loaded into external data memory location $0061 \mathrm{H}(01 \mathrm{H}+0060 \mathrm{H})$ |
| LDC | R0,\#1000H[RR2] | RO $\leftarrow$ contents of program memory location 1104 H $(1000 \mathrm{H}+0104 \mathrm{H}), R 0=88 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$ |
| LDE | R0,\#1000H[RR2] | R0 $\leftarrow$ contents of external data memory location 1104 H $(1000 \mathrm{H}+0104 \mathrm{H}), \mathrm{RO}=98 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$ |
| LDC | R0,1104H | ; RO $\leftarrow$ contents of program memory location $1104 \mathrm{H}, \mathrm{R} 0=88 \mathrm{H}$ |
| LDE | R0,1104H | R0 $\leftarrow$ contents of external data memory location 1104 H , $\mathrm{RO}=98 \mathrm{H}$ |
| LDC (note) | 1105H,R0 | 11 H (contents of R 0 ) is loaded into program memory location $1105 \mathrm{H},(1105 \mathrm{H}) \leftarrow 11 \mathrm{H}$ |
| LDE | 1105H,R0 | 11 H (contents of R0) is loaded into external data memory location $1105 \mathrm{H},(1105 \mathrm{H}) \leftarrow 11 \mathrm{H}$ |

NOTE: These instructions are not supported by masked ROM type devices.

## LDCD/LDED - Load Memory and Decrement

LDCD/LDED dst,src
Operation: dst $\leftarrow$ src
$\mathrm{rr} \leftarrow \mathrm{rr}-1$
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\underline{\text { src }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Examples: Given: R6 $=10 \mathrm{H}, \mathrm{R} 7=33 \mathrm{H}, \mathrm{R8}=12 \mathrm{H}$, program memory location $1033 \mathrm{H}=0 \mathrm{CDH}$, and external data memory location $1033 \mathrm{H}=0 \mathrm{DDH}$ :

LDCD R8,@RR6 ; OCDH (contents of program memory location 1033H) is loaded
; into R8 and RR6 is decremented by one
; R8 = $0 \mathrm{CDH}, \mathrm{R} 6=10 \mathrm{H}, \mathrm{R} 7=32 \mathrm{H}(\mathrm{RR} 6 \leftarrow \mathrm{RR} 6-1)$
LDED R8,@RR6 ; ODDH (contents of data memory location 1033H) is loaded
; into R8 and RR6 is decremented by one (RR6 $\leftarrow R R 6-1$ )
; R8 = $0 \mathrm{DDH}, \mathrm{R} 6=10 \mathrm{H}, \mathrm{R} 7=32 \mathrm{H}$

## LDCI/LDEI — LOAD MEMORY AND INCREMENT

LDCI/LDEI dst,src
Operation: dst $\leftarrow$ src
$r r \leftarrow r r+1$
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" even for program memory and odd for data memory.

Flags: No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | src |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst $\mid$ src | 2 | 10 | E3 | r |

Examples: Given: R6 $=10 \mathrm{H}, \mathrm{R} 7=33 \mathrm{H}, \mathrm{R} 8=12 \mathrm{H}$, program memory locations $1033 \mathrm{H}=0 \mathrm{CDH}$ and $1034 \mathrm{H}=0 \mathrm{C} 5 \mathrm{H}$; external data memory locations $1033 \mathrm{H}=0 \mathrm{DDH}$ and $1034 \mathrm{H}=0 \mathrm{D} 5 \mathrm{H}$ :

LDCI R8,@RR6 ; 0CDH (contents of program memory location 1033H) is loaded into R8 and RR6 is incremented by one (RR6 $\leftarrow R R 6+1$ ) $R 8=0 C D H, R 6=10 H, R 7=34 H$

LDEI R8,@RR6 ; 0DDH (contents of data memory location 1033H) is loaded into R8 and RR6 is incremented by one (RR6 $\leftarrow R R 6+1$ ) $R 8=0 D D H, R 6=10 \mathrm{H}, \mathrm{R} 7=34 \mathrm{H}$

## NOP - No Operation

## NOP

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration.

Flags: No flags are affected.
Format:


## OR - Logical OR

OR dst,src
Operation: $\quad$ dst $\leftarrow$ dst OR src
The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a " 1 "; otherwise a " 0 " is stored.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst $\quad$ srC |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | 42 | $r$ | $r$ |
|  |  |  |  | 6 | 43 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 44 | R | R |
|  |  |  |  | 6 | 45 | R | IR |
| opc | dst | SrC | 3 | 6 | 46 | R | IM |

Examples: Given: $R 0=15 \mathrm{H}, \mathrm{R1}=2 \mathrm{AH}, \mathrm{R} 2=01 \mathrm{H}$, register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=37 \mathrm{H}$, and register $08 \mathrm{H}=8 \mathrm{AH}$ :

| OR | $R 0, R 1$ | $\rightarrow$ | $R 0=3 F H, R 1=2 A H$ |
| :--- | :--- | :--- | :--- |
| OR | $R 0, @ R 2$ | $\rightarrow$ | $R 0=37 \mathrm{H}, R 2=01 \mathrm{H}$, register $01 \mathrm{H}=37 \mathrm{H}$ |
| OR | $00 \mathrm{H}, 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=3 \mathrm{FH}$, register $01 \mathrm{H}=37 \mathrm{H}$ |
| OR | $01 \mathrm{H}, @ 00 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=0 \mathrm{BFH}$ |
| OR | $00 \mathrm{H}, \# 02 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=0 \mathrm{H}$ |

In the first example, if working register R 0 contains the value 15 H and register R 1 the value 2 AH , the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.

## POP — Pop From Stack

## POP dst

Operation: dst $\leftarrow$ @SP
$S P \leftarrow S P+1$
The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.

Flags: No flags affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 8 | 50 | R |

Examples: Given: Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=1 \mathrm{BH}, \mathrm{SP}(0 \mathrm{D} 9 \mathrm{H})=0 \mathrm{BBH}$, and stack register $0 \mathrm{BBH}=55 \mathrm{H}$ :
$\begin{array}{llll}\mathrm{POP} & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=55 \mathrm{H}, \mathrm{SP}=0 \mathrm{BCH} \\ \mathrm{POP} & @ 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=01 \mathrm{H}, \text { register } 01 \mathrm{H}=55 \mathrm{H}, \mathrm{SP}=0 \mathrm{BCH}\end{array}$
In the first example, general register 00 H contains the value 01 H . The statement "POP 00 H " loads the contents of location $0 \mathrm{BBH}(55 \mathrm{H})$ into destination register 00 H and then increments the stack pointer by one. Register 00 H then contains the value 55 H and the SP points to location 0 BCH .

## PUSH — Push To Stack

## PUSH Src

Operation: $\quad \mathrm{SP} \leftarrow \mathrm{SP}-1$
@SP $\leftarrow$ src
A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | src | 2 | 8 | 70 | $R$ |

Examples: Given: Register $40 \mathrm{H}=4 \mathrm{FH}$, register $4 \mathrm{FH}=0 \mathrm{AAH}, \mathrm{SP}=0 \mathrm{COH}$ :

| PUSH 40 H | $\rightarrow$ | Register $40 \mathrm{H}=4 \mathrm{FH}$, stack register $0 \mathrm{BFH}=4 \mathrm{FH}$, <br> $\mathrm{SP}=0 \mathrm{BFH}$ |
| :--- | :--- | :--- | :--- |
| PUSH $\quad @ 40 \mathrm{H}$ | $\rightarrow$ | Register $40 \mathrm{H}=4 \mathrm{FH}$, register $4 \mathrm{FH}=0 \mathrm{AAH}$, stack register <br> OBFH $=0 \mathrm{AAH}, \mathrm{SP}=0 \mathrm{BFH}$ |

In the first example, if the stack pointer contains the value 0 COH , and general register 40 H the value 4 FH , the statement "PUSH 40 H " decrements the stack pointer from 0 CO to 0 BFH . It then loads the contents of register 40H into location 0BFH. Register 0BFH then contains the value 4FH and SP points to location OBFH.

## RCF — Reset Carry Flag



Example: Given: $C=11$ or "0":
The instruction RCF clears the carry flag (C) to logic zero.

## RET — Return

## RET

Operation: $\quad \mathrm{PC} \leftarrow @ \mathrm{SP}$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: $\quad$ No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 8 | AF |

Example: $\quad$ Given: $S P=0 B C H,(S P)=101 \mathrm{AH}$, and $P C=1234:$
RET $\rightarrow \quad P C=101 A H, S P=0 B E H$
The statement "RET" pops the contents of stack pointer location OBCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location OBDH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location OBEH.

## RL - Rotate Left

RL dst
Operation: $\quad \mathrm{C} \leftarrow \mathrm{dst}(7)$
dst (0) $\leftarrow$ dst (7)
dst $(\mathrm{n}+1) \leftarrow \mathrm{dst}(\mathrm{n}), \mathrm{n}=0-6$
The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.


Flags: C: Set if the bit rotated from the most significant bit position (bit 7 ) was "1".
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 90 | R |

Examples: Given: Register 00H $=0 \mathrm{AAH}$, register $01 \mathrm{H}=02 \mathrm{H}$ and register $02 \mathrm{H}=17 \mathrm{H}$ :
$\begin{array}{llll}\mathrm{RL} & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=55 \mathrm{H}, \mathrm{C}=" 1 " \\ \mathrm{RL} & @ 01 \mathrm{H} & \rightarrow & \text { Register } 01 \mathrm{H}=02 \mathrm{H}, \text { register } 02 \mathrm{H}=2 \mathrm{EH}, \mathrm{C}=" 0 "\end{array}$
In the first example, if general register 00 H contains the value OAAH (10101010B), the statement "RL 00 H " rotates the 0AAH value left one bit position, leaving the new value 55 H ( 01010101 B ) and setting the carry and overflow flags.

## RLC — Rotate Left Through Carry

RLC dst
Operation: $\quad$ dst $(0) \leftarrow C$
$C \leftarrow$ dst (7)
dst $(\mathrm{n}+1) \leftarrow$ dst $(\mathrm{n}), \mathrm{n}=0-6$
The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.


Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 10 | R |

Examples: Given: Register $00 \mathrm{H}=0 \mathrm{AAH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=17 \mathrm{H}, \mathrm{C}=\mathrm{C}^{2} 0$ ":
$\begin{array}{llll}\text { RLC } & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=54 \mathrm{H}, \mathrm{C}=" 1 " \\ \text { RLC } & @ 01 \mathrm{H} & \rightarrow & \text { Register } 01 \mathrm{H}=02 \mathrm{H}, \text { register } 02 \mathrm{H}=2 \mathrm{EH}, \mathrm{C}=" 0 "\end{array}$
In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC $00 \mathrm{H} "$ rotates 0 AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00 H , leaving the value 55 H (01010101B). The MSB of register 00 H resets the carry flag to " 1 " and sets the overflow flag.

## RR - Rotate Right

RR dst
Operation: $\quad \mathrm{C} \leftarrow$ dst (0)
dst (7) $\leftarrow$ dst (0)
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).


Flags: $\quad \mathbf{C}$ : Set if the bit rotated from the least significant bit position (bit zero) was "1".
$\mathbf{Z}$ : Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | E 0 | R |

Examples: Given: Register $00 \mathrm{H}=31 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=17 \mathrm{H}$ :
RR $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=98 \mathrm{H}, \mathrm{C}=" 1 "$
$\mathrm{RR} @ 01 \mathrm{H} \rightarrow \quad$ Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=8 \mathrm{BH}, \mathrm{C}={ }^{2} 1 "$
In the first example, if general register 00 H contains the value $31 \mathrm{H}(00110001 \mathrm{~B})$, the statement "RR 00 H " rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7 , leaving the new value 98 H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".

## RRC - Rotate Right Through Carry

RRC dst
Operation: $\quad$ dst $(7) \leftarrow \mathrm{C}$
$\mathrm{C} \leftarrow$ dst (0)
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).


Flags: $\quad \mathbf{C}$ : Set if the bit rotated from the least significant bit position (bit zero) was "1".
Z: Set if the result is "0" cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> opc dst | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Examples: Given: Register $00 \mathrm{H}=55 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=17 \mathrm{H}$, and $\mathrm{C}=$ " 0 ":

| RRC | 00 H | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{AH}, \mathrm{C}=" 1 "$ |
| :--- | :--- | :--- | :--- |
| RRC | $@ 01 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=0 \mathrm{BH}, \mathrm{C}=" 1 "$ |

In the first example, if general register 00 H contains the value 55 H ( 01010101 B ), the statement "RRC 00 H " rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7 . This leaves the new value $2 \mathrm{AH}(00101010 \mathrm{~B})$ in destination register 00 H . The sign flag and overflow flag are both cleared to "0".

## SBC - Subtract With Carry

## SBC dst,src

Operation: dst $\leftarrow$ dst - src $-c$
The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags: C: Set if a borrow occurred (src > dst); cleared otherwise.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | 32 | r | $r$ |
|  |  |  |  | 6 | 33 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 34 | R | R |
|  |  |  |  | 6 | 35 | R | IR |
| opc | dst | SrC | 3 | 6 | 36 | R | IM |

Examples: Given: R1 $=10 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}, \mathrm{C}=" 1$ ", register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, and register $03 \mathrm{H}=0 \mathrm{AH}$ :

SBC R1,R2 $\rightarrow \quad \mathrm{R} 1=0 \mathrm{CH}, \mathrm{R} 2=03 \mathrm{H}$
SBC R1,@R2 $\rightarrow \quad \mathrm{R} 1=05 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$
SBC $\quad 01 \mathrm{H}, 02 \mathrm{H} \quad \rightarrow \quad$ Register $01 \mathrm{H}=1 \mathrm{CH}$, register $02 \mathrm{H}=03 \mathrm{H}$
SBC $\quad 01 \mathrm{H}, @ 02 \mathrm{H} \rightarrow \quad$ Register $01 \mathrm{H}=15 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{H}$
SBC $\quad 01 \mathrm{H}, \# 8 \mathrm{AH} \quad \rightarrow \quad$ Register $01 \mathrm{H}=95 \mathrm{H} ; \mathrm{C}, \mathrm{S}$, and $\mathrm{V}={ }^{2} 1 "$
In the first example, if working register R1 contains the value 10 H and register R2 the value 03 H , the statement "SBC R1,R2" subtracts the source value ( 03 H ) and the C flag value ("1") from the destination $(10 \mathrm{H})$ and then stores the result $(0 \mathrm{CH})$ in register R1.

## SCF - Set Carry Flag

SCF
Operation: $\quad C \leftarrow 1$
The carry flag (C) is set to logic one, regardless of its previous value.

Flags: C: Set to "1".
No other flags are affected.
Format:

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 4 | DF |

Example: The statement
SCF
sets the carry flag to logic one.

## SRA - Shift Right Arithmetic

SRA
dst
Operation: $\quad$ dst (7) $\leftarrow$ dst (7)
$C \leftarrow d s t(0)$
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.


Flags: C: Set if the bit shifted from the LSB position (bit zero) was "1".
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V : Always cleared to " 0 ".

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | D 0 | R |

Examples: Given: Register $00 \mathrm{H}=9 \mathrm{AH}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{BCH}$, and $\mathrm{C}={ }^{11} 1^{\prime}$ :
$\begin{array}{llll}\text { SRA } & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=0 \mathrm{CD}, \mathrm{C}=" 0 " \\ \text { SRA } & @ 02 \mathrm{H} & \rightarrow & \text { Register } 02 \mathrm{H}=03 \mathrm{H}, \text { register } 03 \mathrm{H}=0 \mathrm{DEH}, \mathrm{C}=" 0 "\end{array}$
In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00 H " shifts the bit values in register 00 H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0 CDH (11001101B) in destination register 00 H .

## STOP - Stop Operation

## STOP

Operation: The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or External interrupt input. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

## Format:

| $c$ | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\underline{\text { src }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

Example: The statement
LD STOPCON, \#0A5H
STOP
NOP
NOP
NOP
halts all microcontroller operations. When STOPCON register is not \#0A5H value, if you use STOP instruction, PC is changed to reset address.

## SUB - Subtract

SUB dst,src
Operation: $\quad$ dst $\leftarrow$ dst - src
The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags: C: Set if a "borrow" occurred; cleared otherwise.
$\mathbf{Z}$ : $\quad$ Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

## Format:



Examples: Given: $\mathrm{R} 1=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| SUB | $R 1, R 2$ | $\rightarrow$ | $R 1=0 F H, R 2=03 H$ |
| :--- | :--- | :--- | :--- |
| SUB | $R 1, @ R 2$ | $\rightarrow$ | $R 1=08 H, R 2=03 H$ |
| SUB | $01 H, 02 H$ | $\rightarrow$ | Register $01 \mathrm{H}=1 \mathrm{EH}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| SUB | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=17 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| SUB | $01 \mathrm{H}, \# 90 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=91 \mathrm{H} ; \mathrm{C}, \mathrm{S}$, and $\mathrm{V}=" 1 "$ |
| SUB | $01 \mathrm{H}, \# 65 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=0 B C H ; C$ and $S=" 1 ", \mathrm{~V}=" 0 "$ |

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03 H , the statement "SUB R1,R2" subtracts the source value $(03 \mathrm{H})$ from the destination value $(12 \mathrm{H})$ and stores the result ( 0 FH ) in destination register R1.

## TCM - Test Complement Under Mask

| TCM | dst,src |
| :--- | :--- |
| Operation: | (NOT dst) AND src |

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero $(Z)$ flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \\| sr |  | 2 | 4 | 62 | $r$ | $r$ |
|  |  |  |  | 6 | 63 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 64 | R | R |
|  |  |  |  | 6 | 65 | R | IR |
| opc | dst | SrC | 3 | 6 | 66 | R | IM |

Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=12 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| TCM | R0,R1 | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H, Z=" 1 "$ |
| :--- | :--- | :--- | :--- |
| TCM | $R 0, @ R 1$ | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H$, register $02 H=23 H, Z=" 0 "$ |
| TCM | $00 H, 01 H$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}, \mathrm{Z}=" 1 "$ |
| TCM | $00 \mathrm{H}, @ 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, <br> register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 1 "$ |
| TCM | $00 \mathrm{H}, \# 34$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}, \mathrm{Z}=" 0 "$ |

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value $02 \mathrm{H}(00000010 \mathrm{~B})$, the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the $Z$ flag is set to logic one and can be tested to determine the result of the TCM operation.

## TM — Test Under Mask

TM dst,src

Operation: dst AND src
This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to "0".

## Format:



Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=18 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| TM | R0,R1 | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H, Z=" 0 "$ |
| :--- | :--- | :--- | :--- |
| TM | $R 0, @ R 1$ | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H$, register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 0 "$ |
| TM | $00 \mathrm{H}, 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}, \mathrm{Z}=" 0 "$ |
| TM | $00 \mathrm{H}, @ 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, <br> register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 0 "$ |
|  |  |  | Register $00 \mathrm{H}=2 \mathrm{BH}, \mathrm{Z}=" 1 "$ |

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value $02 \mathrm{H}(00000010 \mathrm{~B})$, the statement "TM R0,R1" tests bit one in the destination register for a " 0 " value. Because the mask value does not match the test bit, the $Z$ flag is cleared to logic zero and can be tested to determine the result of the TM operation.

## XOR - Logical Exclusive OR

## XOR dst,src

Operation: $\quad$ dst $\leftarrow$ dst XOR src
The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a " 0 " bit is stored.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to " 0 ".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst $\underline{\text { srC }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | B2 | $r$ | $r$ |
|  |  |  |  | 6 | B3 | $r$ | Ir |
| opc | src | dst | 3 | 6 | B4 | R | R |
|  |  |  |  | 6 | B5 | R | IR |
| opc | dst | SrC | 3 | 6 | B6 | R | IM |

Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=18 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| XOR | $R 0, R 1$ | $\rightarrow$ | $R 0=0 C 5 H, R 1=02 H$ |
| :--- | :--- | :--- | :--- |
| XOR | $R 0, @ R 1$ | $\rightarrow$ | $R 0=0 E 4 H, R 1=02 H$, register $02 \mathrm{H}=23 \mathrm{H}$ |
| XOR | $00 \mathrm{H}, 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=29 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$ |
| XOR | $00 \mathrm{H}, @ 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=23 \mathrm{H}$ |
| XOR | $00 \mathrm{H}, \# 54 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=7 \mathrm{FH}$ |

In the first example, if working register R0 contains the value 0 C 7 H and if register R 1 contains the value 02 H , the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result $(0 \mathrm{C} 5 \mathrm{H})$ in the destination register R0.

