

Excalibur™ LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

Check for Samples: TLE2141-Q1

FEATURES

- Qualified for Automotive Applications
- Low Noise
 - 10 Hz ... 15 nV/√Hz
 - 1 kHz ... 10.5 nV/√Hz
- 10000-pF Load Capability
- 20-mA Min Short-Circuit Output Current
- 27-V/µs Slew Rate (Min)
- · High Gain-Bandwidth Product ... 5.9 MHz

- Low V_{IO} ... 500 μV (Max) at 25°C
- Single or Split Supply ... 4 V to 44 V
- · Fast Settling Time
 - 340 ns to 0.1%
 - 400 ns to 0.01%
- Saturation Recovery ... 150 ns
- Large Output Swing ...
 V_{CC} + 0.1 V to V_{CC} 1 V

DESCRIPTION

The TLE2141-Q1 device is a high-performance, internally compensated operational amplifier built using the Texas Instruments complementary bipolar Excalibur™ process. It is a pin-compatible upgrade to standard industry products.

The design incorporates an input stage that simultaneously achieves low audio-band noise of 10.5 nV/ $\sqrt{\text{Hz}}$ with a 10-Hz 1/f corner and symmetrical 40-V/ μ s slew rate typically with loads up to 800 pF. The resulting low distortion and high power bandwidth are important in high-fidelity audio applications. A fast settling time of 340 ns to 0.1% of a 10-V step with a 2-k Ω /100-pF load is useful in fast actuator/positioning drivers. Under similar test conditions, settling time to 0.01% is 400 ns.

The device is stable with capacitive loads up to 10 nF, although the 6-MHz bandwidth decreases to 1.8 MHz at this high loading level. As such, the TLE2141-Q1 is useful for low-droop sample-and-holds and direct buffering of long cables, including 4-mA to 20-mA current loops.

The special design also exhibits an improved insensitivity to inherent integrated circuit component mismatches as is evidenced by a 500-µV maximum offset voltage and 1.7-µV/°C typical drift. Minimum common-mode rejection ratio and supply-voltage rejection ratio are 85 dB and 90 dB, respectively.

Device performance is relatively independent of supply voltage over the $\pm 2\text{-V}$ to $\pm 22\text{-V}$ range. Inputs can operate between $V_{CC_-} - 0.3$ V to $V_{CC_+} - 1.8$ V without inducing phase reversal, although excessive input current may flow out of each input exceeding the lower common-mode input range. The all-npn output stage provides a nearly rail-to-rail output swing of $V_{CC_-} - 0.1$ V to $V_{CC_+} - 1$ V under light current-loading conditions. The device can sustain shorts to either supply since output current is internally limited, but care must be taken to ensure that maximum package power dissipation is not exceeded.

The TLE2141-Q1 device can also be used as a comparator. Differential inputs of $V_{CC\pm}$ can be maintained without damage to the device. Open-loop propagation delay with TTL supply levels is typically 200 ns. This gives a good indication as to output stage saturation recovery when the device is driven beyond the limits of recommended output swing.

The TLE2141-Q1 device is available in industry-standard 8-pin package. The device is characterized for operation from -40°C to 125°C.

ORDERING INFORMATION(1)

T _A	PACK	AGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC - D (8 pin)	Reel of 2500	TLE2141QDRQ1	2141Q	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Excalibur is a trademark of Texas Instruments.


NSTRUMENTS

SLOS525 – SEPTEMBER 2011 www.ti.com



NC - No internal connection

Figure 1. EQUIVALENT SCHEMATIC





SLOS525 - SEPTEMBER 2011 www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V _{CC+}	Supply voltage (2)		22	V
V_{CC-}	Supply voltage		-22	V
V_{ID}	Differential input voltage (3)		±44	V
VI	Input voltage range (any input)		V _{CC+} to (V _{CC-} – 0.3)	V
I	Input current (each input)	±1	mA	
Io	Output current	±80	mA	
	Total current into V _{CC+}	80	mA	
	Total current out of V _{CC} -		80	mA
	Duration of short-circuit current at (or below)	25°C ⁽⁴⁾	Unlimited	
θ_{JA}	Package thermal impedance ⁽⁵⁾ (6)	D package (8 pin)	97.1	°C/W
T _A	Operating free-air temperature range	-40 to 125	°C	
T _{stg}	Storage temperature range		-65 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from ca	ase for 10 seconds	260	°C

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} . Differential voltages are at IN+ with respect to IN-. Excessive current flows, if input, are brought below V_{CC-} 0.3 V.
- The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
- Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
$V_{\text{CC}\pm}$	Supply voltage	voltage				V
V	Common mode input voltage	$V_{CC} = 5 \text{ V}$		0	2.7	V
V _{IC}	Common-mode input voltage	$V_{CC\pm} = \pm 15 \text{ V}$		-15	12.7	V
T _A	Operating free-air temperature			-40	125	°C



ELECTRICAL CHARACTERISTICS

 V_{CC} = 5 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT	
V _{IO} Input offset voltage		V 25 V B 50 O V 25 V	25°C		225	1400	\/	
V _{IO}	input offset voltage	$V_{O} = 2.5 \text{ V}, R_{S} = 50 \Omega, V_{IC} = 2.5 \text{ V}$	Full range			2100	μV	
α_{VIO}	Temperature coefficient of input offset voltage	$V_{O} = 2.5 \text{ V}, R_{S} = 50 \Omega, V_{IC} = 2.5 \text{ V}$	Full range		1.7		μV/°C	
I _{IO}	Input offoot ourront	$V_{O} = 2.5 \text{ V}, R_{S} = 50 \Omega, V_{IC} = 2.5 \text{ V}$	25°C		8	100	nA	
IO	Input offset current	V _O = 2.5 V, R _S = 50 Ω, V _{IC} = 2.5 V	Full range			250	IIA	
	Input bias current	$V_{O} = 2.5 \text{ V}, R_{S} = 50 \Omega, V_{IC} = 2.5 \text{ V}$	25°C		-0.8	-2	μΑ	
I _{IB}	input bias current	V _O = 2.5 V, N _S = 50 Ω, V _{IC} = 2.5 V	Full range			-2.3	μΑ	
V _{ICR}	Common-mode input	$R_S = 50 \Omega$	25°C	0 to 3	–0.3 to 3.2		V	
VICR	voltage range	NS = 30 12	Full range	0 to 2.7	–0.3 to 2.9		V	
		I _{OH} = -150 μA		3.9	4.1		V	
	High-level output voltage	$I_{OH} = -1.5 \text{ mA}$	25°C	3.8	4			
V _{OH}		$I_{OH} = -15 \text{ mA}$		3.2	3.7			
		I _{OH} = -100 μA		3.75				
		$I_{OH} = -1 \text{ mA}$	Full range	3.65				
		$I_{OH} = -10 \text{ mA}$		3.25				
		I _{OL} = 150 μA			75	125	mV	
	Low-level output voltage	I _{OL} = 1.5 mA	25°C		150	225	mv	
.,		I _{OL} = 15 mA			1.2	1.4	V	
V_{OL}		I _{OL} = 100 μA				200	mV	
		I _{OL} = 1 mA	Full range			250		
		I _{OL} = 10 mA				1.25	V	
۸	Large-signal differential	$V_{IC} = \pm 2.5 \text{ V}, R_L = 2 \text{ k}\Omega,$	25°C	50	220		V/mV	
A _{VD}	voltage amplification	$V_O = 1 \text{ V to } 1.5 \text{ V}$	Full range	5			V/IIIV	
r _i	Input resistance		25°C		70		МΩ	
Ci	Input capacitance		25°C		2.5		pF	
z _o	Open-loop output impedance	f = 1 MHz	25°C		30		Ω	
CMRR	Common mode rejection ratio	V - V (min) R - 50.0	25°C	85	118		dB	
CIVICK	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), R_S = 50 \Omega$	Full range	80			ub	
l.	Supply-voltage rejection ratio	V 125 V to 145 V D 50 O	25°C	90	106		٩D	
k _{SVR}	$(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC\pm}$ = ±2.5 V to ±15 V, R_S = 50 Ω	Full range	85			dB	
	Supply current	$V_{\rm O} = 2.5 \text{V}$, No load, $V_{\rm IC} = 2.5 \text{V}$	25°C		3.4	4.4	m A	
I _{CC}	Supply current	v _O = 2.3 v, No loau, v _{IC} = 2.3 v	Full range			4.6	mA	

⁽¹⁾ Full range is -40° C to 125° C.



SLOS525 – SEPTEMBER 2011 www.ti.com

OPERATING CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONI	MIN TYP	MAX	TINU	
SR+	Positive slew rate	$A_{VD} = -1, R_L = 2 k\Omega^{(1)}, C_L$	45		V/µs	
SR-	Negative slew rate	$A_{VD} = -1, R_L = 2 k\Omega^{(1)}, C_L$	= 500 pF	42		V/µs
	Cattling time a	A 4 0 5 V stan	To 0.1%	0.16		
t _s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.01%	0.22		μs
\/		D 00.0	f = 10 Hz	15		-> /// \
V_n	Equivalent input noise voltage	$R_S = 20 \Omega$	f = 1 kHz	10.5		nV/√Hz
\/	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz	0.48		\/	
$V_{n(PP)}$	noise voltage	f = 0.1 Hz to 10 Hz	0.51		μV	
		f = 10 Hz	1.92		- A // II=	
In	Equivalent input noise current	f = 1 kHz	0.5		pA/√ Hz	
THD+N	Total harmonic distortion plus noise	$V_O = 1 \text{ V to 3 V, R}_L = 2 \text{ k}\Omega$ f = 10 kHz	$V_{O} = 1 \text{ V to } 3 \text{ V}, R_{L} = 2 \text{ k}\Omega^{(1)}, A_{VD} = 2,$ f = 10 kHz			%
B ₁	Unity-gain bandwidth	$R_L = 2 k\Omega^{(1)}, C_L = 100 pF^{(1)}$	5.9		MHz	
	Gain-bandwidth product	$R_L = 2 k\Omega^{(1)}, C_L = 100 pF^{(1)}$	5.8		MHz	
вом	Maximum output-swing bandwidth	$V_{O(PP)} = 2 \text{ V}, R_L = 2 \text{ k}\Omega^{(1)},$	$V_{O(PP)} = 2 \text{ V}, R_L = 2 \text{ k}\Omega^{(1)}, A_{VD} = 1$			kHz
φ _m	Phase margin at unity gain	$R_L = 2 k\Omega^{(1)}, C_L = 100 pF^{(1)}$	1)	57		0

⁽¹⁾ R_L and C_L terminated to 2.5 V.



SLOS525 - SEPTEMBER 2011 www.ti.com

ELECTRICAL CHARACTERISTICS

 V_{CC} = ±15 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	TIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
V	lanut offeet veltara	V 0.B 50.0	25°C		200	900		
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$		Full range			1700	μV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$		Full range		1.7		μV/°C
	Innut offeet ourrent	V 0.B 50.0	25°C		7	100	nΛ	
I _{IO}	Input offset current	$V_{IC} = 0$, $R_S = 50 \Omega$		Full range			250	nA
	Input bigg gurrent	$V_{IC} = 0, R_S = 50 \Omega$		25°C		-0.7	-1.5	μA
I _{IB}	Input bias current		Full range			-1.8	μΑ	
V	Common-mode input	P 50 O		25°C	–15 to 13	–15.3 to 13.2		V
V _{ICR} voltage range		KS = 20 17	$R_S = 50 \Omega$			–15.3 to 12.9		V
		$I_{O} = -150 \ \mu A$			13.8	14.1		
		$I_{O} = -1.5 \text{ mA}$		25°C	13.7	14		V
V	Maximum positive peak output voltage swing	$I_O = -15 \text{ mA}$			13.1	13.7		
V _{OM+}		$I_O = -100 \mu A$			13.7			
		$I_O = -1 \text{ mA}$		Full range	13.6			
		$I_O = -10 \text{ mA}$			13.1			
		Ι _Ο = 150 μΑ		-14.7	-14.9			
	Maximum negative peak output voltage swing	$I_{O} = 1.5 \text{ mA}$		25°C	-14.5	-14.8		V
.,		$I_O = 15 \text{ mA}$			-13.4	-13.8		
V_{OM-}		I _O = 100 μA			-14.6			
		$I_O = 1 \text{ mA}$	Full range	-14.5				
		I _O = 10 mA			-13.4			<u> </u>
۸	Large-signal differential	$V_{O} = \pm 10 \text{ V}, R_{L} = 2 \text{ k}\Omega$		25°C	100	450		V/mV
A _{VD}	voltage amplification	$V_0 = \pm 10 \text{ V}, \text{ KL} = 2 \text{ KM}$		Full range	20			V/IIIV
r _i	Input resistance			25°C		65		МΩ
c _i	Input capacitance		25°C		2.5		pF	
Z _O	Open-loop output impedance	f = 1 MHz		25°C		30		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), R_S = 50$. 0	25°C	85	108		dB
Civilata	Common-mode rejection ratio	V _{IC} = V _{ICR} (IIIIII), IX _S = 30		Full range	80			ub
k	Supply-voltage rejection ratio	$V_{CC+} = \pm 2.5 \text{ V to } \pm 15 \text{ V},$	P 50 O	25°C	90	106		dB
k _{SVR}	$(\Delta V_{CC\pm}/\Delta V_{IO})$	v _{CC±} = ±2.5 v to ±15 v,	INS = 50 12	Full range	85			ub
1	Short-circuit output current	V _O = 0	$V_{ID} = 1 V$	25°C	-25	- 50		mA
I _{OS}	Short-circuit output current	v _O = 0	$V_{ID} = -1 V$	25 0	20	31		111/4
1	Supply current	V = 0 No lood V = 2.5 V		25°C		3.5	4.5	mΛ
I _{CC}	Supply current	$V_O = 0$, No load, $V_{IC} = 2$.ט v	Full range			4.7	mA

⁽¹⁾ Full range is -40°C to 125°C.



SLOS525 – SEPTEMBER 2011 www.ti.com

OPERATING CHARACTERISTICS

 $V_{CC} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST COND	DITIONS	MIN	TYP	MAX	UNIT
SR+	Positive slew rate	$A_{VD} = -1, R_L = 2 k\Omega, C_L =$	27	45		V/µs	
SR-	Negative slew rate	$A_{VD} = -1, R_L = 2 k\Omega, C_L =$	100 pF	27	42		V/µs
	Cattling times	A 40 V stee	To 0.1%		0.34		
t _s S	Settling time	$A_{VD} = -1$, 10-V step	To 0.01%		0.4		μs
	For the least to real and the configuration	D 00 0	f = 10 Hz	·	15		->///
V _n	Equivalent input noise voltage	$R_S = 20 \Omega$	f = 1 kHz	·	10.5		nV/√Hz
\/	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz	·	0.48		/	
$V_{n(PP)}$	noise voltage	f = 0.1 Hz to 10 Hz	·	0.51		μV	
	Emiliarly the state of the sum of	f = 10 Hz	·	1.89		- A / / L	
In	Equivalent input noise current	f = 1 kHz	·	0.47		pA/√ Hz	
THD+N	Total harmonic distortion plus noise	$V_{O(PP)} = 20 \text{ V}, R_L = 2 \text{ k}\Omega, A$	$A_{VD} = 10, f = 10 \text{ kHz}$	·	0.01		%
B ₁	Unity-gain bandwidth	$R_L = 2 k\Omega, C_L = 100 pF$		6		MHz	
	Gain-bandwidth product	$R_L = 2 k\Omega, C_L = 100 pF, f =$	·	5.9		MHz	
ВОМ	Maximum output-swing bandwidth	$V_{O(PP)} = 20 \text{ V}, A_{VD} = 1, R_{L}$	= $2 k\Omega$, $C_L = 100 pF$		668		kHz
φ _m	Phase margin at unity gain	$R_L = 2 k\Omega, C_L = 100 pF$			58		0




TYPICAL CHARACTERISTICS

Table 1. Table of Graphs


V_{IO}	Input offset voltage		Distribution	Figure 2
I _{IO}	Input offset current		vs Free-air temperature	Figure 3
	lanut biog current		vs Common-mode input voltage	Figure 4
I _{IB}	Input bias current		vs Free-air temperature	Figure 5
			vs Supply voltage	Figure 6
.,	Maximum positive pook output ve	ltogo	vs Free-air temperature	Figure 7
V _{OM+}	Maximum positive peak output vo	nage	vs Output current	Figure 8
			vs Settling time	Figure 10
			vs Supply voltage	Figure 6
.,	Manian and anti-sample autout	alta va	vs Free-air temperature	Figure 7
V_{OM-}	Maximum negative peak output vo	orrage	vs Output current	Figure 9
			vs Settling time	Figure 10
V _{O(PP)}	Maximum peak-to-peak output vo	Itage	vs Frequency	Figure 11
V _{OH}	High-level output voltage		vs Output current	Figure 12
V _{OL}	Low-level output voltage		vs Output current	Figure 13
	Phase shift		vs Frequency	Figure 14
۸	Large signal differential voltage of	mulification	vs Frequency	Figure 14
A _{VD}	Large-signal differential voltage a	принсацоп	vs Free-air temperature	Figure 15
Z _O	Closed-loop output impedance		vs Frequency	Figure 16
I _{OS}	Short-circuit output current		vs Free-air temperature	Figure 17
CMDD	Common mode valenties votice		vs Frequency	Figure 18
CMRR	Common-mode rejection ratio		vs Free-air temperature	Figure 19
1.	Complete and antique antique		vs Frequency	Figure 20
k _{SVR}	Supply-voltage rejection ratio		vs Free-air temperature	Figure 21
	Complex compared		vs Supply voltage	Figure 22
Icc	Supply current		vs Free-air temperature	Figure 23
V _n	Equivalent input noise voltage		vs Frequency	Figure 24
V _n	Input noise voltage		Over a 10-second period	Figure 25
In	Noise current		vs Frequency	Figure 26
THD+N	Total harmonic distortion plus nois	se	vs Frequency	Figure 27
CD	Claurata		vs Free-air temperature	Figure 28
SR	Slew rate		vs Load capacitance	Figure 29
		Noninverting large signal	vs Time	Figure 30
	Pulse response	Inverting large signal	vs Time	Figure 31
		Small signal	vs Time	Figure 32
B ₁	Unity-gain bandwidth	•	vs Load capacitance	Figure 33
	Gain margin		vs Load capacitance	Figure 34
φ _m	Phase margin		vs Load capacitance	Figure 35









INPUT BIAS CURRENT vs COMMON-MODE INPUT VOLTAGE



INPUT OFFSET CURRENT vs



INPUT BIAS CURRENT








Figure 5.




MAXIMUM PEAK OUTPUT VOLTAGE vs



MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE




MAXIMUM PEAK OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE




MAXIMUM NEGATIVE PEAK

Figure 7.











Figure 10.

HIGH-LEVEL OUTPUT VOLTAGE



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE




Figure 11.

LOW-LEVEL OUTPUT VOLTAGE




Figure 13.

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






Figure 14.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION



SHORT-CIRCUIT OUTPUT CURRENT

FREE-AIR TEMPERATURE





Figure 17.




COMMON-MODE REJECTION RATIO




SUPPLY-VOLTAGE REJECTION RATIO


Figure 18.



COMMON-MODE REJECTION RATIO vs FREE-AIR TEMPERATURE



SUPPLY-VOLTAGE REJECTION RATIO



www.ti.com






Figure 22. **EQUIVALENT INPUT NOISE VOLTAGE** vs



SUPPLY CURRENT FREE-AIR TEMPERATURE



INPUT NOISE VOLTAGE OVER A 10-SECOND PERIOD





Figure 25.





TOTAL HARMONIC DISTORTION PLUS NOISE vs





Figure 26.





SLEW RATE vs

Figure 27.







Figure 29.








LOAD CAPACITANCE $V_{CC\pm} = \pm 15 \text{ V}$ $T_A = -55^{\circ}C$ $R_L = 2 k\Omega$ 6 - Unity-Gain Bandwidth - MHz $T_A = 25^{\circ}C$ 5 $T_A = 125^{\circ}C$ 4 2 10 100 1000 10000 C_L – Load Capacitance – pF


Figure 33.

UNITY-GAIN BANDWIDTH

Figure 32.







PHASE MARGIN



APPLICATION INFORMATION

Input Offset Voltage Nulling

The TLE2141-Q1 offers external null pins that can be used to further reduce the input offset voltage. If this feature is desired, connect the circuit of Figure 36 as shown. If external nulling is not needed, the null pins may be left unconnected.




Figure 36. Input Offset Voltage Null Circuit



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TLE2141QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2141Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLE2141-Q1:



PACKAGE OPTION ADDENDUM

www.ti.com 11-Apr-2013

● Enhanced Product: TLE2141-EP

Military: TLE2141M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>