

AON6404

N-Channel Enhancement Mode Field Effect Transistor



General Description

The AON6404 combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.

AON6404 & AON6404L are electrically identical.
 -RoHs Compliant
 -AON6404L is Halogen Free

Features



V_{DS} (V) = 30V
 I_D = 85A (V_{GS} = 10V)
 $R_{DS(ON)}$ < 2.2m Ω (V_{GS} = 10V)
 $R_{DS(ON)}$ < 3.8m Ω (V_{GS} = 4.5V)
 ESD Protected
 UIS Tested
 Rg,Ciss,Coss,Crss Tested

Fits SOIC8 footprint !



DFN5X6

Top View



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^{B,G}	I_D	$T_C=25^\circ\text{C}$	A
		$T_C=100^\circ\text{C}$	
Pulsed Drain Current	I_{DM}	160	
Continuous Drain Current ^A	I_{DSM}	$T_A=25^\circ\text{C}$	W
		$T_A=70^\circ\text{C}$	
Avalanche Current	I_{AS}	85	
Single avalanche energy L=0.1mH	E_{AS}	361	mJ
Power Dissipation ^B	P_D	$T_C=25^\circ\text{C}$	W
		$T_C=100^\circ\text{C}$	
Power Dissipation ^A	P_{DSM}	$T_A=25^\circ\text{C}$	W
		$T_A=70^\circ\text{C}$	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	$t \leq 10\text{s}$	15	$^\circ\text{C/W}$
		Steady-State	45	$^\circ\text{C/W}$
Maximum Junction-to-Case ^C	$R_{\theta JC}$	1.1	1.5	$^\circ\text{C/W}$

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$, $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 16\text{V}$			10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	1.4	1.7	2	V
$I_{D(ON)}$	On state drain current	$V_{GS}=10\text{V}$, $V_{DS}=5\text{V}$	160			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$, $I_D=20\text{A}$ $T_J=125^\circ\text{C}$ $V_{GS}=4.5\text{V}$, $I_D=20\text{A}$		1.8 2.5 3	2.2 3.1 3.8	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=20\text{A}$		75		S
V_{SD}	Diode Forward Voltage	$I_S=85\text{A}$, $V_{GS}=0\text{V}$		0.87	1.3	V
I_S	Maximum Body-Diode Continuous Current				85	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance			7420	9000	pF
C_{oss}	Output Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=15\text{V}$, $f=1\text{MHz}$		1045		pF
C_{rss}	Reverse Transfer Capacitance			720		pF
R_g	Gate resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$		1.2	1.8	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge			118	155	nC
$Q_g(4.5\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$, $V_{DS}=15\text{V}$, $I_D=20\text{A}$		54		nC
Q_{gs}	Gate Source Charge			29		nC
Q_{gd}	Gate Drain Charge			22		nC
$t_{D(on)}$	Turn-On Delay Time			17		ns
t_r	Turn-On Rise Time	$V_{GS}=10\text{V}$, $V_{DS}=15\text{V}$, $R_L=0.75\Omega$, $R_{GEN}=3\Omega$		18		ns
$t_{D(off)}$	Turn-Off Delay Time			67		ns
t_f	Turn-Off Fall Time			25		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		60	80	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		66		nC

A: The value of $R_{\theta JA}$ is measured with the device in a still air environment with $T_A=25^\circ\text{C}$, with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

B: The power dissipation P_D is based on $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipator limit for cases where additional heatsink is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=150^\circ\text{C}$.

D: The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G: Maximum current is limited by the package.

Rev2: May 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B,G)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note A)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note A)