

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

October 2001

SEMICONDUCTOR IM

FDC6333C 30V N & P-Channel PowerTrench[®] MOSFETs


General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications

- DC/DC converter
- Load switch
- LCD display inverter



SuperSOT[™]-6


Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol		Parameter		Q1	Q2		Units	
V _{DSS}	Drain-Sour	ce Voltage		30	-30		V	
V _{GSS}	Gate-Source	e Voltage		±16	±25		V	
ID	Drain Curre	ent – Continuous	(Note 1a)	2.5	-2.0		А	
		 Pulsed 		8	-8			
PD	Power Diss	ipation for Single Opera	ation (Note 1a)	0	0.96			
	(Note 1b)			(0.9			
			(Note 1c)	(0.7			
T _J , T _{STG}	Γ _{STG} Operating and Storage Junction Temperature Range				-55 to +150			
Therma	l Charac	teristics						
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)			130			°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)			60			°C/W	
Packag	e Markin	g and Ordering	g Information					
Device I	Marking	Device	Reel Size	Tape w	Tape width		Quantity	
.3	33	FDC6333C	7"	8mn	8mm		3000 units	

©2001 Fairchild Semiconductor Corporation

Features

- Q1 2.5 A, 30V.
 $$\begin{split} R_{DS(ON)} = ~95~m\Omega @~V_{GS} = 10~V\\ R_{DS(ON)} = 150~m\Omega @~V_{GS} = 4.5~V \end{split}$$
- Q2 -2.0 A, 30V.
 $$\begin{split} R_{DS(ON)} = 150 \ m\Omega \ @ \ V_{GS} = -10 \ V \\ R_{DS(ON)} = 220 \ m\Omega \ @ \ V_{GS} = -4.5 \ V \end{split}$$
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}.
- SuperSOT –6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).



Symbol	Parameter		Test Conditions		Min	Тур	Max	Units	
-						- 71-			
	racteristics		$V_{GS} = 0 V$, $I_{D} = 250 \mu A$	Q1	30				
BV _{DSS}	Drain-Source Breakdown Volta	ige	$V_{GS} = 0 V$, $I_D = 250 \mu A$ $V_{GS} = 0 V$, $I_D = -250 \mu A$	Q2	-30			V	
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperatur Coefficient	re	$I_D = 250 \ \mu A, Ref. to 25^{\circ}C$ $I_D = -250 \ \mu A, Ref. to 25^{\circ}C$	Q1 Q2		27 22		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Currer	nt		Q1 Q2			1 _1	μA	
I _{GSSF}	Gate-Body Leakage, Forward		$V_{GS} = 16 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			100 100	nA	
I _{GSSR}	Gate-Body Leakage, Reverse			Q1 Q2			-100 -100	nA	
On Char	acteristics (Note 2)								
V _{GS(th)}	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}, \ I_D = 250 \ \mu A$		1	1.8	3	V	
		Q2	$V_{DS} = V_{GS}, \ I_D = -250 \ \mu A$		-1	-1.8	-3		
AV _{GS(th)} Gate Threshold Voltage		Q1	I _D = 250 μA,Ref. To 25°C			4		mV/°C	
ΔT_{J}	ΔT_{J} Temperature Coefficient		$I_D = -250 \ \mu\text{A}, \text{Ref. to } 25^\circ\text{C}$		-4				
20(01)	Static Drain–Source On–Resistance	Q1	$ \begin{array}{l} V_{GS} = 10 \ V, I_D = 2.5 \ A \\ V_{GS} = 4.5 \ V, I_D = 2.0 \ A \\ V_{GS} = 10 \ V, \ I_D = 2.5 \ A, T_J = 125 \end{array} $	5°C		73 90 106	95 150 148	mΩ	
		Q2	$V_{GS} = -10 \text{ V}, I_D = -2.0 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.7 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = -2.0 \text{ A}, T_J = 123 \text{ A}$	5°C		95 142 149	130 220 216		
I _{D(on)}	On–State Drain Current		$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		8	140	2.0	A	
D(01)		Q2	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		-8				
g _{FS}	Forward Transconductance	$V_{DS} = 5 V$ $I_D = 2.5 A$		-	7		S		
-		Q2	$V_{DS} = -5 V$ $I_{D} = -2.0A$		3				
Dynamic	c Characteristics								
C _{iss}	Input Capacitance	Q1	V _{DS} =15 V, V _{GS} = 0 V, f=1.0MH	Ηz		282		pF	
		Q2	V _{DS} =-15 V, V _{GS} = 0 V, f=1.0N	1Hz		185		-	
C _{oss}	Output Capacitance	Q1	V_{DS} =15 V, V _{GS} = 0 V, f=1.0MH	Ηz		49		pF	
		Q2	V _{DS} =-15 V, V _{GS} = 0 V, f=1.0N			56			
C _{rss}	Reverse Transfer Capacitance	Q1	V_{DS} =15 V, V $_{GS}$ = 0 V, f=1.0MHz			20		pF	
		Q2	V_{DS} =-15 V, V _{GS} = 0 V, f=1.0MHz			26			
Switchir	ng Characteristics (Note 2)	-			-				
t _{d(on)}	Turn-On Delay Time		For Q1 :			4.5	9	ns	
		Q2	$V_{DS} = 15 V$, $I_{DS} = 1 A$			4.5	9		
t _r	Turn–On Rise Time	Q1	V_{GS} = 10 V, R_{GEN} = 6 Ω			6	12	ns	
	Turn–Off Delay Time	Q2 Q1	For Q2 : V _{DS} =-15 V, I _{DS} = -1 A			13 19	23 34	ns	
t _{d(off)}	Tum-Oil Delay Time	Q2	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$			19	20	115	
t _f	Turn–Off Fall Time	Q1	-			1.5	3	ns	
-		Q2	1			2	4	1	
Qg	Total Gate Charge	Q1	For Q1 : V _{DS} =15 V, I _{DS} = 2.5 A			4.7	6.6	nC	
	_	Q2				4.1	5.7		
Q _{gs}	Gate-Source Charge	Q1	V_{GS} = 10 V, R_{GEN} = 6 Ω			0.9		nC	
			For Q2 : V _{DS} =–15 V, I _{DS} = –2.0 A			0.8			
Q_{gd}	Gate–Drain Charge	Q1	$V_{\rm DS} = -13$ V, $T_{\rm DS} = -2.0$ A - $V_{\rm GS} = -10$ V,			0.6		nC	
		Q2			0.4		<u> </u>		

	1		0					
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units		
Drain-S	ource Diode Characterist	tics a	nd Maximum Ratings					
		mum Continuous Drain–Source Diode Forward Current Q1						
Is	Maximum Continuous Drain–So	ource D	iode Forward Current	Q1			0.8	А
Is	Maximum Continuous Drain–So	ource D	Diode Forward Current	Q1 Q2			0.8 0.8	A
I _S	Maximum Continuous Drain–So Drain–Source Diode Forward	ource D				0.8		A

Notes:

1. R_{6UA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{6UC} is guaranteed by design while R_{6CA} is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.




b) 140°/W when mounted on a .004 in² pad of 2 oz copper


c) 180°/W when mounted on a minimum pad.


Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

FDC6333C









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production