

3-Wire Serial EEPROM 1K, 2K and 4Kbit (8-bit or 16-bit wide)

FEATURES

■ Standard Voltage and Low Voltage Operation:

HG93C46/56/66:
 HG93C46A/56A/66A:
 V _{CC} = 2.5V to 5.5V
 V _{CC} = 1.8V to 5.5V

□ User Selectable Internal Organization:

HG93C46: 128 x 8 or 64 x 16
HG93C56: 256 x 8 or 128 x 16
HG93C66: 512 x 8 or 256 x 16

- □ 2 MHz Clock Rate (5V) Compatibility.
- □ Industry Standard 3-wire Serial Interface.
- □ Self-Timed ERASE/WRITE Cycles (5ms max including auto-erase).
- Automatic ERAL before WRAL.
- Sequential READ Function.
- □ High Reliability: Typical 1 Million Erase/Write Cycle Endurance.
- 100 Years Data Retention.
- □ Industrial Temperature Range (-40° C to 85° C).
- □ Standard 8-pin DIP/SOP/TSSOP/DFN Pb-free Packages.

DESCRIPTION

The HG93C46/56/66 series are 1024/2048/4096 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 64/128/256 words of 16 bits each when the ORG pin is connected to VCC (or unconnected) and 128/256/512 words of 8 bits (1 byte) each when the ORG pin is tied to ground. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. These devices are available in standard 8-lead DIP, 8-lead JEDEC SOP, 8-lead TSSOP and 8-lead DFN packages. Our extended V_{CC} range (1.8V to 5.5V) devices enables wide spectrum of applications.


The HG93C46/56/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SCL). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. Once a device begins its self-timed program procedure, the data out pin (DO) can indicate the READY/BUSY status by rising chip select (CS).




PIN CONFIGURATION

Pin Name	Pin Function
CS	Chip Select
SCL	Serial Clock
DI	Serial Data Input
DO	Serial Data Output
ORG	Internal Organization
DC	Don't Connect
VCC	Power Supply
GND	Ground

All these packaging types come in Pb-free certified.






ABSOLUTE MAXIMUM RATINGS

Industrial operating temperature: -40°C to 85°C Storage temperature: -50°C to 125°C Input voltage on any pin relative to ground: -0.3V to V_{CC} + 0.3V

Maximum voltage: 8V

^{*} Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.





PIN DESCRIPTIONS

(A) SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the rising edge of this clock is to clock data out of the EEPROM device.

(B) CHIP SELECT (CS)

This is the chip select input signal for the serial EEPROM device. . .

(C) SERIAL DATA INPUT (DI)

This is data input signal for the serial device.

(D) SERIAL DATA OUTPUT (DO)

This is data output signal for the serial device.

(E) INTERNAL ORGANIZATION (ORG)

This is internal organization input signal for the serial EEPROM device. When the ORG pin is connected to VCC or unconnected the EEPROM is organized as 64/128/256 word of 16 bits each and when ORG pin is connected to ground the EEPROM is organized as 128/256/512 byte of 8 bits each. Typically, these signals are hardwired to either V_{IH} or V_{IL} . If left unconnected, they are internally recognized as V_{IH} .



MEMORY ORGANIZATION

The HG93C46/56/66 memory is organized either as bytes (x8) or as words (x16). If Internal Organization (ORG) is unconnected (or connected to VCC) the words (x16) organization is selected; When Internal Organization is connected to ground the bytes (x8) organization is selected.

INSTRUCTION SET for the HG93C46

Instruction	SB	Op	Address		Data		Comments			
mstruction	30	Code	x 8	x 16	x 8	x 16	Comments			
READ	1	10	A ₆ - A ₀	A ₅ - A ₀			Reads data stored in memory, at specified address.			
EWEN	1	00	11xxxxx	11xxxx			Write enable must precede all programming modes.			
EWDS	1	00	00xxxxx	00xxxx			Disables all programming instructions.			
ERASE	1	11	A ₆ - A ₀	A ₅ - A ₀			Erase memory location A _n - A ₀ .			
WRITE	1	01	A ₆ - A ₀	A ₅ - A ₀	D ₇ - D ₀	D ₁₅ - D ₀	Writes memory location A _n - A ₀ .			
ERAL	1	00	10xxxxx	10xxxx			Erases all memory locations.			
WRAL	1	00	01xxxxx	01xxxx	D ₇ - D ₀	D ₁₅ - D ₀	Writes all memory locations.			

INSTRUCTION SET for the HG93C56 and HG93C66

Instruction SI		Op	Address		Data		Comments			
IIISII UCIIOII	ם	Code	x 8	x 16	x 8	x 16	Comments			
READ	1	10	A ₈ - A ₀	A ₇ - A ₀			Reads data stored in memory at specified address.			
EWEN	1	00	11xxxxxxx	11xxxxxx			Write enable must precede all programming modes.			
EWDS	1	00	00xxxxxxx	00xxxxxx			Disables all programming instructions.			
ERASE	1	11	A ₈ - A ₀	A ₇ - A ₀			Erase memory location A _n - A ₀ .			
WRITE	1	01	A ₈ - A ₀	A ₇ - A ₀	D ₇ - D ₀	D ₁₅ - D ₀	Writes memory location $A_n - A_0$.			
ERAL	1	00	10xxxxxxx	10xxxxxx			Erases all memory locations.			
WRAL	1	00	01xxxxxxx	01xxxxxx	D ₇ - D ₀	D ₁₅ - D ₀	Writes all memory locations.			

(A) START BIT (SB)

Each instruction is preceded by a rising edge on Chip Select (CS) with Serial Clock (SCL) being held Low.

(B) OPERATION CODE (OP-CODE)

Two op-code bits, read on Serial Data Input (DI) during the rising edge of Serial Clock (SCL).

(C) ADDRESS

The address bits of the byte or word that is to be accessed. For the HG93C46, the address is made up of 6 bits for the x16 organization or 7 bits for x8 organization. For the HG93C56, the address is made up of 7 bits for the x16 organization or 8 bits for x8 organization. For the HG93C66, the address is made up of 8 bits for the x16 organization or 9 bits for x8 organization.

(D) DATA

The data bits of the byte or word that is to be accessed. For the HG93C46/56/66, the data is made up of 16 bits (word) for the x16 organization or 8 bits (byte) for x8 organization.



INSTRUCTION SETS DESCRIPTION

(A) READ

The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that when a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

(B) ERASE/WRITE ENABLE

To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V_{CC} power is removed from the part.

(C) ERASE/WRITE DISABLE

To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

(D) ERASE

The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ($t_{\rm CS}$). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

(E) WRITE

The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A READY/BUSY status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle, t_{WP} .

(F) ERASE ALL

The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at V_{CC} = 5.0V ± 10%.


(G) WRITE ALL

The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at V_{CC} = 5.0V ± 10%.




Timing Diagrams


READ Timing




EWDS Timing




EWEN Timing









WRITE Timing



ERAL Timing (1)








Note : 1. Valid only at V_{CC} =4.5V to 5.5V 2. Valid only at V_{CC} =4.5V to 5.5V

Synchronous Data Timing





AC CHARACTERISTICS

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}\text{C}$ to +85°C, $V_{CC} = +1.8\text{V}$ to +5.5V, $T_{AC} = 0^{\circ}\text{C}$ to +70°C, $V_{CC} = +1.8\text{V}$ to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Co	ondition	Min	Тур	Max	Units
f _{SCL}	SCL Clock Frequency	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$		0 0 0		2 1 0.25	MHz
t _{SCLH}	SCL High Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$		250 250 1000			ns
t _{SCLL}	SCL Low Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$		250 250 1000			ns
t _{CS}	Minimum CS Low Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$		250 250 1000			ns
t _{CSS}	CS Setup Time	Relative to SCL	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	50 50 200			ns
t _{DIS}	DI Setup Time	Relative to SCL	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	100 100 400			ns
t _{CSH}	CS Hold Time	Relative to SCL		0			ns
t _{DIH}	DI Hold Time	Relative to SCL	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	100 100 400			ns
t _{PD1}	Output Delay to '1'	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			250 250 1000	ns
t _{PD0}	Output Delay to '0'	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			250 250 1000	ns
t _{sv}	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			250 250 1000	ns
t _{DF}	CS to DO in High Impedance	AC Test CS = V _{IL}	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			100 100 400	ns
t _{WC}	Write Cycle Time		4.5V ≤ V _{CC} ≤ 5.5V		3	10	ms



DC CHARACTERISTICS

Applicable over recommended operating range from T_A = -40°C to + 85°C, V_{CC} = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V _{CC1}	Supply Voltage			1.8		5.5	V
V_{CC2}	Supply Voltage			2.5		5.5	V
V_{CC3}	Supply Voltage			2.7		5.5	V
V_{CC4}	Supply Voltage			4.5		5.5	V
I _{cc}	Supply Current	V _{CC} = 5.0V	READ at 1.0 MHz		0.5	2.0	mA
icc	очрріу очнені	V ()(= 3.0 V	WRITE at 1.0 MHz		0.5	2.0	mA
I _{SB1}	Standby Current	V _{CC} = 1.8V	CS = 0V			0.1	μΑ
I _{SB2}	Standby Current	V _{CC} = 2.5V	CS = 0V			1.5	μΑ
I _{SB3}	Standby Current	V _{CC} = 2.7V	CS = 0V			1.5	μΑ
I _{SB4}	Standby Current	V _{CC} = 5.0V	CS = 0V			1.5	μΑ
I _{IL}	Input Leakage	$V_{in} = 0V$		0.1	1.0	μΑ	
I _{OL}	Output Leakage	$V_{in} = 0V$		0.1	1.0	μΑ	
V _{IL1} ⁽¹⁾ V _{IH1} ⁽¹⁾	Input Low Voltage Input High Voltage	4.5V ≤V _{CC}	-0.6 2.0		0.8 V _{CC} + 1	٧	
$V_{IL2}^{(1)} V_{IH2}^{(1)}$	Input Low Voltage Input High Voltage	1.8V ≤V _{CC}	-0.6 V _{CC} x 0.7		V _{CC} x 0.3 V _{CC} + 1	V	
V _{OL1}	Output Low Voltage		I _{OL} = 2.1 mA			0.4	V
V _{OH1}	Output High Voltage	4.5V ≤V _{CC} ≤ 5.5V	I _{OH} = -0.4 mA	2.4			V
V _{OL12}	Output Low Voltage		I _{OL} = 0.15 mA			0.2	V
V_{OH2}	Output High Voltage	1.8V ≤V _{CC} ≤ 2.7V	I _{OH} = -100 μA	V _{CC} - 0.2			V