

**P-Channel Enhancement Mode MOSFET, ESD Protected**

**GENERAL DESCRIPTION**

The ME8107 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



**FEATURES**

- $R_{DS(ON)} \leq 7.2m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 12m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter

**PIN CONFIGURATION**



Ordering Information: ME8107(Pb-free)

ME8107-G (Green product-Halogen free)

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	-35	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	$T_A = 25^\circ C$	-13
		$T_A = 70^\circ C$	-10
Pulsed Drain Current	$I_{DM}$	-52	A
Maximum Power Dissipation*	$P_D$	$T_A = 25^\circ C$	2
		$T_A = 70^\circ C$	1.3
Operating Junction Temperature	$T_J$	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5	$^\circ C/W$

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

## P-Channel Enhancement Mode MOSFET, ESD Protected

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
VBR(DSS)	Drain-source breakdown voltage	ID=-10mA, VGS=0V	-35			V
VGS(th)	Gate Threshold Voltage	VGS= VDS, ID=-250 μA	-1		-3.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±16V			±10	μA
IDSS	Zero Gate Voltage Drain Current	VDS=-30V, VGS=0V			-10	μA
RDS(ON)	Drain-Source On-State Resistance <sup>a</sup>	VGS=-10V, ID= -7A		5.5	7.2	mΩ
		VGS=-4.5V, ID= -6.5A		8	12	
VSD	Diode Forward Voltage	IDR=-7A, VGS=0V		0.78		V
<b>DYNAMIC</b>						
Qg	Total Gate Charge	VDD=-24V, VGS=-4.5V, ID=-13A		58		nC
Qg	Total Gate Charge	VDD=-24V, VGS=-10V, ID=-13A		120		
Qgs	Gate-Source Charge			26		
Qgd	Gate-Drain Charge			33		
td(on)	Turn-On Delay Time	VDD=-15V, RL =15Ω VGS=-10V, RG=6Ω		77		ns
tr	Turn-On Rise Time			32		
td(off)	Turn-Off Delay Time			213		
tr	Turn-Off Fall Time			64		
Ciss	Input Capacitance	VDS=-15V, VGS=0V, f=-1MHZ		5330		pF
Coss	Output Capacitance			710		
Crss	Reverse Transfer Capacitance			242		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.





b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

**P-Channel Enhancement Mode MOSFET, ESD Protected**


**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**





**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**



**Normalized Thermal Transient Impedance, Junction-to-Ambient**



**SOP-8 Package Outline**



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.