

P- Channel 40-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME45P04-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 18m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 25m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(TO-252)

Top View



P-Channel MOSFET

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current (Tj=150°C)*	I_D	Tc=25°C	-30
		Tc=70°C	-23
Pulsed Drain Current	I_{DM}	-100	A
Maximum Power Dissipation*	P_D	Tc=25°C	25
		Tc=70°C	16
Operating Junction Temperature	T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	Typ	40
		Max	50
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	5	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper

P- Channel 40-V (D-S) MOSFET







Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-40			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1.5	-1.8	-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-40V, V _{GS} =0V			1	μA
		V _{DS} =-40V, V _{GS} =0V, T _J =55°C			10	
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -12A		15	18	mΩ
		V _{GS} =-4.5V, I _D = -6A		18	25	
V _{SD}	Diode Forward Voltage	I _S =-1.7A, V _{GS} =0V		0.78	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-20V, V _{GS} =-4.5V, I _D =-12A		25	33	nC
Q _{gs}	Gate-Source Charge			11		
Q _{gd}	Gate-Drain Charge			9.5		
R _g	Gate Resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		8.5		Ω
C _{iss}	Input capacitance	V _{DS} =-20V, V _{GS} =0V, F=1MHz		2760	3726	pF
C _{oss}	Output Capacitance			260		
C _{rss}	Reverse Transfer Capacitance			85		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, R _L =15Ω I _D =-1A, V _{GEN} =-10V, R _G =6Ω		48	64	ns
t _r	Turn-On Rise Time			24	32	
t _{d(off)}	Turn-Off Delay Time			88	118	
t _f	Turn-On Fall Time			34	45	

Notes:a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%






P-Channel 40-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)





P- Channel 40-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-252 Package Outline



SYMBOL	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.250	2.350	0.089	0.093
A1	0.950	1.050	0.037	0.041
C	0.490	0.530	0.019	0.021
E	6.400	6.600	0.252	0.260
E2	5.300	5.450	0.209	0.215
D	6.000	6.200	0.236	0.244
D2	7.100	7.300	0.280	0.287
H	9.700	10.100	0.382	0.398
L	0.600	Ref	0.024	Ref
L1	1.425	1.625	0.056	0.064
L2	0.650	0.850	0.026	0.033
L3	0.020	0.120	0.001	0.005
b	0.770	0.850	0.030	0.033
b1	0.840	0.940	0.033	0.037
P	2.290	BSC	0.090	BSC