

## GENERAL DESCRIPTION

The ME25N06 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.



## FEATURES

- $R_{DS(ON)} \leq 62m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 86m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

## APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

## PIN CONFIGURATION



N-Channel MOSFET

Ordering Information: ME25N06 (Pb-free)

ME25N06-G (Green product)

## Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Rating	Unit	
Drain-Source Voltage		$V_{DSS}$	60	V	
Gate-Source Voltage		$V_{GSS}$	$\pm 25$	V	
Continuous Drain Current (Tj=150°C)	$T_C=25^\circ C$	$I_D$	16	A	
	$T_C=70^\circ C$		13		
Pulsed Drain Current		$I_{DM}$	65	A	
Maximum Power Dissipation	$T_C=25^\circ C$	$P_D$	25	W	
	$T_C=70^\circ C$		16		
Operating Junction Temperature		$T_J$	-55 to 150	°C	
Thermal Resistance-Junction to Case *		$R_{\theta JC}$	Steady State	5	°C/W







\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	60			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±25V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V			1	μA
		V <sub>DS</sub> =60V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C			10	
R <sub>DS(ON)</sub>	Drain-Source On-Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =15A		52	62	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A		70	86	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =15A, V <sub>GS</sub> =0V		1		V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =48V, V <sub>GS</sub> =10V, I <sub>D</sub> =16A		17		nC
Q <sub>gs</sub>	Gate-Source Charge			4.2		
Q <sub>gd</sub>	Gate-Drain Charge			5		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		0.6		Ω
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V, f=1MHz		523		pF
C <sub>oss</sub>	Output Capacitance			47		
C <sub>rss</sub>	Reverse Transfer Capacitance			14		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =30V, R <sub>L</sub> =15Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V R <sub>G</sub> =3Ω		11		ns
t <sub>r</sub>	Turn-On Rise Time			13		
t <sub>d(off)</sub>	Turn-Off Delay Time			34		
t <sub>f</sub>	Turn-Off Fall Time			4		






Notes: a, pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

Matsuki reserves the right to improve product design, functions and reliability without notice.


## Typical Characteristics (T<sub>J</sub> = 25°C Noted)



## Typical Characteristics (T<sub>J</sub> = 25°C Noted)



**TO-252 Package Outline**



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	2.00	2.50
A1	0.90	1.30
B	0.50	0.85
B1	0.50	0.80
B2	0.50	1.00
C	0.40	0.60
D	5.20	5.70
D2	6.50	7.30
D3	2.20	3.00
H	9.50	10.50
E	6.30	6.80
E2	4.50	5.50
L	1.30	1.70
L1	0.90	1.70
L2	0.50	1.10
L3	0	0.30
P	2.00	2.80