

## TPS20xxC and TPS20xxC-2 Current Limited, Power-Distribution Switches

### 1 Features

- Single Power Switch Family
- Pin-for-Pin With Existing [TI Switch Portfolio](#)
- Rated Currents of 0.5 A, 1 A, 1.5 A, 2 A
- $\pm 20\%$  Accurate, Fixed, Constant Current Limit
- Fast Overcurrent Response: 2  $\mu\text{s}$
- Deglitched Fault Reporting
- Selected Parts With (TPS20xxC) and Without (TPS20xxC-2) Output Discharge
- Reverse Current Blocking
- Built-In Soft Start
- Ambient Temperature Range:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
- UL Listed and CB-File No. E169910

### 2 Applications

- USB Ports and Hubs, Laptops, and Desktops
- High-Definition Digital TVs
- Set-Top Boxes
- Short-Circuit Protection

### 3 Description

The TPS20xxC and TPS20xxC-2 power-distribution switch family is intended for applications, such as USB, where heavy capacitive loads and short circuits are likely to be encountered. This family offers multiple devices with fixed current-limit thresholds for applications from 0.5 A to 2 A.

The TPS20xxC and TPS20xxC-2 family limits the output current to a safe level by operating in a constant-current mode when the output load exceeds the current limit threshold. This provides a predictable fault current under all conditions. The fast overload response time eases the burden on the main 5-V supply to provide regulated power when the output is shorted. The power-switch rise and fall times are controlled to minimize current surges during turnon and turnoff.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS20xxC, TPS20xxC-2	SOT-23 (5)	2.90 mm x 1.60 mm
	VSSOP (8)	3.00 mm x 3.00 mm
	MSOP-PowerPAD (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Diagram



Copyright © 2016, Texas Instruments Incorporated



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	<b>14</b>
<b>2 Applications</b> .....	<b>1</b>	8.3 Feature Description .....	<b>14</b>
<b>3 Description</b> .....	<b>1</b>	8.4 Device Functional Modes .....	<b>16</b>
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Application and Implementation</b> .....	<b>17</b>
<b>5 Device Comparison Table</b> .....	<b>4</b>	9.1 Application Information .....	<b>17</b>
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	9.2 Typical Application .....	<b>17</b>
<b>7 Specifications</b> .....	<b>5</b>	<b>10 Power Supply Recommendations</b> .....	<b>21</b>
7.1 Absolute Maximum Ratings .....	<b>5</b>	<b>11 Layout</b> .....	<b>22</b>
7.2 ESD Ratings .....	<b>5</b>	11.1 Layout Guidelines .....	<b>22</b>
7.3 Recommended Operating Conditions .....	<b>6</b>	11.2 Layout Example .....	<b>22</b>
7.4 Thermal Information: SOT-23 .....	<b>6</b>	11.3 Power Dissipation and Junction Temperature .....	<b>22</b>
7.5 Thermal Information: MSOP-PowerPAD .....	<b>6</b>	<b>12 Device and Documentation Support</b> .....	<b>25</b>
7.6 Electrical Characteristics: $T_J = T_A = 25^\circ\text{C}$ .....	<b>7</b>	12.1 Related Links .....	<b>25</b>
7.7 Electrical Characteristics: $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ .....	<b>8</b>	12.2 Community Resources .....	<b>25</b>
7.8 Timing Requirements: $T_J = T_A = 25^\circ\text{C}$ .....	<b>9</b>	12.3 Trademarks .....	<b>25</b>
7.9 Typical Characteristics .....	<b>11</b>	12.4 Electrostatic Discharge Caution .....	<b>25</b>
<b>8 Detailed Description</b> .....	<b>14</b>	12.5 Glossary .....	<b>25</b>
8.1 Overview .....	<b>14</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>25</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision G (July 2013) to Revision H

Page

• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .....	<b>1</b>
• Deleted Devices table (previously Table 1) .....	<b>4</b>

### Changes from Revision F (August 2012) to Revision G

Page

• Deleted (See Table 1) from Feature: UL Listed and CB-File No. E169910 .....	<b>1</b>
• Changed From: PXKI To: PYKI in the DEVICE INFORMATION table SOT23-5 (DBV) column (TPS2069C) .....	<b>4</b>
• Deleted Note 2 from : "UL listed and CB complete" .....	<b>4</b>

### Changes from Revision E (April 2012) to Revision F

Page

• Added device TPS20xxC-2 .....	<b>1</b>
• Changed Feature From: Output Discharge When TPS20XXC is Disabled To: Selected parts with (TPS20xxC) and without (TPS20xxC-2) Output Discharge .....	<b>1</b>
• Added devices TPS2041C, TPS2061C, TPS2065C-2, TPS2068C, and TPS2069C-2 to the Device Information table .....	<b>4</b>
• Added the TPS2069C-2 Device .....	<b>4</b>
• Added PXKI in the DEVICE INFORMATION table SOT23-5 (DBV) column (TPS2069C) .....	<b>4</b>
• Added devices TPS2041C, TPS2061C, TPS2065C-2, TPS2068C, and TPS2069C-2 to and removed Product Preview .....	<b>4</b>
• Added Note 1 to the RECOMMENDED OPERATING CONDITIONS table .....	<b>6</b>
• Added TPS2041C, TPS2061C, TPS2068C, TPS2065C-2 and TPS2069C-2 devices to $I_{OUT}$ in the RECOMMENDED OPERATING CONDITIONS table .....	<b>6</b>
• Added the DBV option to Power Switch $R_{DS(on)}$ 1.5 A rated output, $25^\circ\text{C}$ mΩ .....	<b>7</b>
• Added the DBV option to Power Switch $R_{DS(on)}$ 1.5 A rated output .....	<b>7</b>
• Changed $I_{SO}$ Current Limit .....	<b>7</b>

• Added Leakage Current .....	7
• Added the DBV option to Power Switch $R_{DS(on)}$ 1.5 A rated output . .....	8
• Changed $I_{SO}$ Current Limit .....	8
• Added Leakage Current .....	8
• Changed the second para graph of the ENABLE section .....	15
• Added sentence to end of paragraph in the OUTPUT DISCHARGE section .....	16

---

<b>Changes from Revision D (February 2012) to Revision E</b>	<b>Page</b>
--	-------------

• Changed the POWER DISSIPATION AND JUNCTION TEMPERATURE section. Replaced paragraph " While it is recommended..." .....	22
--	----

---

<b>Changes from Revision C (October 2011) to Revision D</b>	<b>Page</b>
---	-------------

• Added Feature UL Listed and CB-File No. E169910 (See ) .....	1
• Added table Note 2, UL listed and CB complete.....	4
• Added $V_{IH}$ and $V_{IL}$ information to the ROC Table.....	6

---

<b>Changes from Revision B (September 2011) to Revision C</b>	<b>Page</b>
---	-------------

• Changed From: PXF1 To: PXFI and From: PSG1 To: PXGI in the DEVICE INFORMATION table MOSP-8 (DGK) column .....	4
• Changed TPS2000C (MSOP-8) status From: Preview To: Active in Table 1 .....	4
• Changed the $\theta_{JA}$ Custom 2 A Rated DGK value from N/A to 110.3 .....	7
• Added <a href="#">Figure 45</a> - DGK Package PCB Layout Example .....	23

---

<b>Changes from Revision A (July 2011) to Revision B</b>	<b>Page</b>
--	-------------

• Added the DGK Package Information throughout the data sheet.....	4
• Changed title of <a href="#">Figure 30</a> From: NEW FIG To: TPS2065C 50 $\Omega$ Short Circuit .....	19

---

<b>Changes from Original (June 2011) to Revision A</b>	<b>Page</b>
--	-------------

• Changed the TPS2051C, TPS2065C, and TPS2069C Devices Status From: Preview To: Active .....	4
• Corrected pinout numbers for the 5-PIN PACKAGE .....	5

## 5 Device Comparison Table

MAXIMUM OPERATING CURRENT	OUTPUT DISCHARGE	ENABLE	BASE PART NUMBER	PACKAGED DEVICE AND MARKING <sup>(1)</sup>		
				MSOP-8 (DGN) PowerPAD™	SOT23-5 (DBV)	VSSOP-8 (DGK)
0.5	Y	Low	TPS2041C	— <sup>(2)</sup>	PYJI	—
0.5	Y	High	TPS2051C	—	VBYQ	—
1	Y	Low	TPS2061C	PXMI	PXLI	—
1	Y	High	TPS2065C	VCAQ	VCAQ	—
1	N	High	TPS2065C-2	PYRI	PYQI	—
1.5	Y	Low	TPS2068C	PXNI	—	—
1.5	Y	High	TPS2069C	VBUQ	PYKI	—
1.5	N	High	TPS2069C-2	PYSI	—	—
2	Y	Low	TPS2000C	BCMS	—	PXFI
2	Y	High	TPS2001C	VBWQ	—	PXGI

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

(2) "-" indicates the device is not available in this package.

## 6 Pin Configuration and Functions



### Pin Functions - 8 Pins

PIN		I/O	DESCRIPTION
NAME	NO.		
EN/ $\overline{\text{EN}}$	4	I	Enable input, logic high turns on power switch
$\overline{\text{FLT}}$	5	O	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions
GND	1	—	Ground connection
IN	2, 3	PWR	Input voltage and power-switch drain; connect a 0.1- $\mu\text{F}$ or greater ceramic capacitor from IN to GND close to the IC
OUT	6, 7, 8	PWR	Power-switch output, connect to load
PowerPAD (DGN Only)	PowerPAD	—	Internally connected to GND. Connect PAD to GND plane as a heatsink for the best thermal performance. PAD may be left floating if desired. See <a href="#">Power Dissipation and Junction Temperature</a> for guidance.


**Pin Functions - 5 Pins**

PIN		I/O	DESCRIPTION
NAME	NO.		
EN/ $\overline{\text{EN}}$	4	I	Enable input, logic high turns on power switch
$\overline{\text{FLT}}$	3	O	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions
GND	2	—	Ground connection
IN	5	PWR	Input voltage and power-switch drain; connect a 0.1- $\mu\text{F}$ or greater ceramic capacitor from IN to GND close to the IC
OUT	1	PWR	Power-switch output, connect to load.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

	MIN	MAX	UNIT
Voltage on IN, OUT, EN or $\overline{\text{EN}}$ , $\overline{\text{FLT}}$ <sup>(4)</sup>	-0.3	6	V
Voltage from IN to OUT	-6	6	V
Maximum junction temperature, $T_J$	Internally Limited		
Storage temperature, $T_{\text{stg}}$	-60	150	$^{\circ}\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Absolute maximum ratings apply over recommended junction temperature range.
- (3) Voltages are with respect to GND unless otherwise noted.
- (4) See [Input and Output Capacitance](#).

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{\text{(ESD)}}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 500$	
	IEC 61000-4-2 contact discharge	$\pm 8000$	
	IEC 61000-4-2 air-gap discharge <sup>(3)</sup>	$\pm 15000$	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3)  $V_{\text{OUT}}$  was surged on a PCB with input and output bypassing per the [Typical Application Diagram](#) on the first page (except input capacitor was 22  $\mu\text{F}$ ) with no device failures.

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage, IN	4.5		5.5	V
$V_{EN}$	Input voltage, EN or $\overline{EN}$	0		5.5	V
$V_{IH}$	High-level input voltage, EN or $\overline{EN}$	2			V
$V_{IL}$	Low-level input voltage, EN or $\overline{EN}$			0.7	V
$I_{OUT}$	Continuous output current, OUT <sup>(1)</sup>	TPS2041C and TPS2051C		0.5	A
		TPS2061C, TPS2065C and TPS2065C-2		1	
		TPS2068C, TPS2069C and TPS2069C-2		1.5	
		TPS2000C and TPS2001C		2	
$T_J$	Operating junction temperature	-40		125	°C
$I_{FLT}$	Sink current into $\overline{FLT}$	0		5	mA

(1) Some package and current rating may request an ambient temperature derating of 85°C.

### 7.4 Thermal Information: SOT-23

THERMAL METRIC <sup>(1)</sup>		TPS20xxC, TPS20xxC-2		UNIT
		DBV (SOT-23) <sup>(2)</sup>	DBV (SOT-23) <sup>(3)</sup>	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	224.9	220.4	°C/W
$R_{\theta Jctop}$	Junction-to-case (top) thermal resistance	95.2	89.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.4	46.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	6.6	5.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	50.3	46.2	°C/W
$R_{\theta Jcbot}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W
$R_{\theta JACustom}$	See <a href="#">Power Dissipation and Junction Temperature</a>	139.3	134.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

(2) Rated at 0.5 A or 1 A.

(3) Rated at 1.5 A or 2 A.

### 7.5 Thermal Information: MSOP-PowerPAD

THERMAL METRIC <sup>(1)</sup>		TPS20xxC, TPS20xxC-2			UNIT
		DGN (MSOP-PowerPAD) <sup>(2)</sup>	DGN (MSOP-PowerPAD) <sup>(3)</sup>	DGK (VSSOP) <sup>(4)</sup>	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.1	67.1	205.5	°C/W
$R_{\theta Jc(top)}$	Junction-to-case (top) thermal resistance	87.3	80.8	94.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.2	37.2	126.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.3	5.6	24.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	42	36.9	125.2	°C/W
$R_{\theta Jc(bot)}$	Junction-to-case (bottom) thermal resistance	39.2	32.1	—	°C/W
$R_{\theta JACustom}$	See <a href="#">Power Dissipation and Junction Temperature</a>	66.5	61.3	110.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

(2) Rated at 0.5 A or 1 A.

(3) Rated at 1.5 A or 2 A.

(4) Rated at 2 A.

## 7.6 Electrical Characteristics: $T_J = T_A = 25^\circ\text{C}$

Unless otherwise noted:  $V_{IN} = 5\text{ V}$ ,  $V_{EN} = V_{IN}$  or  $V_{EN} = \text{GND}$ ,  $I_{OUT} = 0\text{ A}$ . See [Device Comparison Table](#) for the rated current of each part number. Parametrics over a wider operational range are shown in [Electrical Characteristics:  \$-40^\circ\text{C} \leq T\_J \leq 125^\circ\text{C}\$](#) <sup>(1)</sup>.

PARAMETER		TEST CONDITIONS <sup>(1)</sup>		MIN	TYP	MAX	UNIT
<b>POWER SWITCH</b>							
$R_{DS(on)}$	Input – output resistance	0.5-A rated output, $25^\circ\text{C}$	DBV		97	110	m $\Omega$
		0.5-A rated output, $-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$	DBV		96	130	m $\Omega$
		1-A rated output, $25^\circ\text{C}$	DBV		96	110	m $\Omega$
			DGN		86	100	
		1-A rated output, $-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$	DBV		96	130	m $\Omega$
			DGN		86	120	
		1.5-A rated output, $25^\circ\text{C}$	DBV		76	91	m $\Omega$
			DGN		69	84	
1.5-A rated output, $-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$	DBV		76	106	m $\Omega$		
	DGN		69	98			
2-A rated output, $25^\circ\text{C}$	DGN, DGK		72	84	m $\Omega$		
	2-A rated output, $-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$	DGN, DGK		72		98	m $\Omega$
<b>CURRENT LIMIT</b>							
$I_{OS}^{(2)}$	Current limit, See <a href="#">Figure 6</a>	0.5-A rated output	TPS20xxC	0.67	0.85	1.01	A
		1-A rated output	TPS20xxC	1.3	1.55	1.8	
			TPS20xxC-2	1.18	1.53	1.88	
		1.5-A rated output	TPS20xxC	1.7	2.15	2.5	
			TPS20xxC-2	1.71	2.23	2.75	
2-A rated output	TPS20xxC	2.35	2.9	3.4			
<b>SUPPLY CURRENT</b>							
$I_{SD}$	Supply current, switch disabled	$I_{OUT} = 0\text{ A}$			0.01	1	$\mu\text{A}$
		$-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$ , $V_{IN} = 5.5\text{ V}$ , $I_{OUT} = 0\text{ A}$				2	
$I_{SE}$	Supply current, switch enabled	$I_{OUT} = 0\text{ A}$			60	70	$\mu\text{A}$
		$-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$ , $V_{IN} = 5.5\text{ V}$ , $I_{OUT} = 0\text{ A}$				85	
$I_{ikg}$	Leakage current	$V_{OUT} = 0\text{ V}$ , $V_{IN} = 5\text{ V}$ , disabled, measure $I_{VIN}$	TPS20xxC-2		0.05	1	$\mu\text{A}$
		$-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$ , $V_{OUT} = 0\text{ V}$ , $V_{IN} = 5\text{ V}$ , disabled, measure $I_{VIN}$				2	
$I_{REV}$	Reverse leakage current	$V_{OUT} = 5\text{ V}$ , $V_{IN} = 0\text{ V}$ , measure $I_{VOUT}$			0.1	1	$\mu\text{A}$
		$-40^\circ\text{C} \leq (T_J, T_A) \leq 85^\circ\text{C}$ , $V_{OUT} = 5\text{ V}$ , $V_{IN} = 0\text{ V}$ , measure $I_{VOUT}$				5	
<b>OUTPUT DISCHARGE</b>							
$R_{PD}$	Output pulldown resistance <sup>(3)</sup>	$V_{IN} = V_{OUT} = 5\text{ V}$ , disabled	TPS20xxC	400	470	600	$\Omega$

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

(2) See [Current Limit](#) section for explanation of this parameter.

(3) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

## 7.7 Electrical Characteristics: $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$

Unless otherwise noted:  $4.5\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$ ,  $V_{\text{EN}} = V_{\text{IN}}$  or  $V_{\text{EN}} = \text{GND}$ ,  $I_{\text{OUT}} = 0\text{ A}$ , typical values are at  $5\text{ V}$  and  $25^{\circ}\text{C}$ . See [Device Comparison Table](#) for the rated current of each part number.

PARAMETER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
<b>POWER SWITCH</b>							
$R_{\text{DS(ON)}}$	Input – output resistance	0.5-A rated output	DBV	97	154	$\text{m}\Omega$	
		1-A rated output	DBV	96	154	$\text{m}\Omega$	
			DGN	86	140		
		1.5-A rated output	DBV	76	121	$\text{m}\Omega$	
			DGN	69	112	$\text{m}\Omega$	
2-A rated output	DGN, DGK	72	112	$\text{m}\Omega$			
<b>ENABLE INPUT (EN or <math>\overline{\text{EN}}</math>)</b>							
	Threshold	Input rising	1	1.45	2	V	
	Hysteresis		0.07	0.13	0.2	V	
	Leakage current	$(V_{\text{EN}} \text{ or } V_{\overline{\text{EN}}}) = 0\text{ V or } 5.5\text{ V}$	-1	0	1	$\mu\text{A}$	
<b>CURRENT LIMIT</b>							
$I_{\text{OS}}^{(2)}$	Current limit, See <a href="#">Figure 23</a>	0.5-A rated output	TPS20xxC	0.65	0.85	1.05	A
		1-A rated output	TPS20xxC	1.2	1.55	1.9	
			TPS20xxC-2	1.1	1.53	1.96	
		1.5-A rated output	TPS20xxC	1.6	2.15	2.7	
			TPS20xxC-2	1.6	2.23	2.86	
2-A rated output	TPS20xxC	2.3	2.9	3.6			
$t_{\text{IOS}}$	Short-circuit response time <sup>(3)</sup>	$V_{\text{IN}} = 5\text{ V}$ (see <a href="#">Figure 6</a> ), One-half full load $\rightarrow R_{\text{SHORT}} = 50\text{ m}\Omega$ , Measure from application to when current falls below 120% of final value		2		$\mu\text{s}$	
<b>SUPPLY CURRENT</b>							
$I_{\text{SD}}$	Supply current, switch disabled	$I_{\text{OUT}} = 0\text{ A}$		0.01	10	$\mu\text{A}$	
$I_{\text{SE}}$	Supply current, switch enabled	$I_{\text{OUT}} = 0\text{ A}$		65	90	$\mu\text{A}$	
$I_{\text{IKG}}$	Leakage current	$V_{\text{OUT}} = 0\text{ V}$ , $V_{\text{IN}} = 5\text{ V}$ , disabled, measure $I_{\text{VIN}}$	TPS20XXC-2	0.05		$\mu\text{A}$	
$I_{\text{REV}}$	Reverse leakage current	$V_{\text{OUT}} = 5.5\text{ V}$ , $V_{\text{IN}} = 0\text{ V}$ , measure $I_{\text{VOUT}}$		0.2	20	$\mu\text{A}$	
<b>UNDERVOLTAGE LOCKOUT</b>							
$V_{\text{UVLO}}$	Rising threshold	$V_{\text{IN}}\uparrow$	3.5	3.75	4	V	
	Hysteresis <sup>(3)</sup>	$V_{\text{IN}}\downarrow$	0.14			V	
<b>FLT</b>							
	Output low voltage, $\overline{\text{FLT}}$	$I_{\overline{\text{FLT}}} = 1\text{ mA}$		0.2		V	
	OFF-state leakage	$V_{\overline{\text{FLT}}} = 5.5\text{ V}$		1		$\mu\text{A}$	
$t_{\overline{\text{FLT}}}$	$\overline{\text{FLT}}$ deglitch	$\overline{\text{FLT}}$ assertion or deassertion deglitch		6	9	12	ms
<b>OUTPUT DISCHARGE</b>							
$R_{\text{PD}}$	Output pulldown resistance	$V_{\text{IN}} = 4\text{ V}$ , $V_{\text{OUT}} = 5\text{ V}$ , disabled	TPS20XXC	350	560	1200	$\Omega$
		$V_{\text{IN}} = 5\text{ V}$ , $V_{\text{OUT}} = 5\text{ V}$ , disabled	TPS20XXC	300	470	800	
<b>THERMAL SHUTDOWN</b>							
	Rising threshold ( $T_J$ )	In current limit		135		$^{\circ}\text{C}$	
		Not in current limit		155			
	Hysteresis <sup>(3)</sup>			20			

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

(2) See [Current Limit](#) for explanation of this parameter.

(3) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



### 7.8 Timing Requirements: $T_J = T_A = 25^\circ\text{C}$

			MIN	NOM	MAX	UNIT	
<b>ENABLE INPUT (EN or <math>\overline{\text{EN}}</math>)</b>							
$t_{\text{ON}}$	Turnon time	$V_{\text{IN}} = 5\text{ V}$ , $C_L = 1\ \mu\text{F}$ , $R_L = 100\ \Omega$ , EN $\uparrow$ or $\overline{\text{EN}}$ $\downarrow$ . See Figure 1, Figure 3, and Figure 4	0.5-A and 1-A Rated	1	1.4	1.8	ms
			1.5-A and 2-A Rated	1.2	1.7	2.2	
$t_{\text{OFF}}$	Turnoff time	$V_{\text{IN}} = 5\text{ V}$ , $C_L = 1\ \mu\text{F}$ , $R_L = 100\ \Omega$ , EN $\downarrow$ or $\overline{\text{EN}}$ $\uparrow$ . See Figure 1, Figure 3, and Figure 4	0.5-A and 1-A Rated	1.3	1.65	2	ms
			1.5-A and 2-A Rated	1.7	2.1	2.5	
$t_{\text{R}}$	Rise time, output	$C_L = 1\ \mu\text{F}$ , $R_L = 100\ \Omega$ , $V_{\text{IN}} = 5\text{ V}$ . See Figure 2	0.5-A and 1-A Rated	0.4	0.55	0.7	ms
			1.5-A and 2-A Rated	0.5	0.7	1	
$t_{\text{F}}$	Fall time, output	$C_L = 1\ \mu\text{F}$ , $R_L = 100\ \Omega$ , $V_{\text{IN}} = 5\text{ V}$ . See Figure 2	0.5-A and 1-A Rated	0.25	0.35	0.45	ms
			1.5-A and 2-A Rated	0.3	0.43	0.55	



Figure 1. Output Rise and Fall Test Load




Figure 2. Power-On and Power-Off Timing




Figure 3. Enable Timing, Active High Enable




Figure 4. Enable Timing, Active Low Enable





Figure 5. Output Short-Circuit Parameters



**Figure 6. Output Characteristic Showing Current Limit**

## 7.9 Typical Characteristics




Figure 7. Deglitch Period ( $T_{FLT}$ ) vs Temperature




Figure 8. Output Discharge Current vs Output Voltage




Figure 9. Short Circuit Current ( $I_{OS}$ ) vs Temperature




Figure 10. Reverse Leakage Current ( $I_{REV}$ ) vs Temperature




Figure 11. Disabled Supply Current ( $I_{SD}$ ) vs Temperature





Figure 12. Disabled Supply Current ( $I_{SD}$ ) vs Input Voltage

**Typical Characteristics (continued)**



**Figure 13. Reverse Leakage Current ( $I_{REV}$ ) vs Output Voltage**



**Figure 14. Enabled Supply Current ( $I_{SE}$ ) vs Temperature**



**Figure 15. Enabled Supply Current ( $I_{SE}$ ) vs Input Voltage**



**Figure 16. Output Fall Time ( $T_F$ ) vs Temperature**



**Figure 17. Output Rise Time ( $T_R$ ) vs Temperature**



**Figure 18. Input-Output Resistance ( $R_{DS(ON)}$ ) vs Temperature**

Typical Characteristics (continued)



## 8 Detailed Description

### 8.1 Overview

The TPS20xxC and TPS20xxC-2 are current-limited, power-distribution switches providing a range from 0.5 A and 2 A of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining voltage regulation to the load. They are designed for applications where short circuits or heavy capacitive loads are encountered. Device features include enable, reverse blocking when disabled, output discharge pulldown, overcurrent protection, overtemperature protection, and deglitched fault reporting.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 20. TPS20xxC Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 21. TPS20xxC-2 Block Diagram

### 8.3 Feature Description

#### 8.3.1 Undervoltage Lockout

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted ON/OFF cycling due to input voltage drop from large current surges. FLT is high impedance when the TPS20xxC and TPS20xxC-2 are in UVLO.

## Feature Description (continued)

### 8.3.2 Enable

The logic enable input (EN, or  $\overline{EN}$ ), controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1  $\mu\text{A}$  when the TPS20xxC and TPS20xxC-2 are disabled. Disabling the TPS20xxC and TPS20xxC-2 immediately clears an active FLT indication. The enable input is compatible with both TTL and CMOS logic levels.

The turnon and turnoff times ( $t_{ON}$ ,  $t_{OFF}$ ) are composed of a delay and a rise or fall time ( $t_R$ ,  $t_F$ ). The delay times are internally controlled. The rise time is controlled by both the TPS20xxC and TPS20xxC-2 and the external loading (especially capacitance). TPS20xxC fall time is controlled by the loading (R and C), and the output discharge ( $R_{PD}$ ). TPS20xxC-2 does not have the output discharge ( $R_{PD}$ ), fall time is controlled by the loading (R and C). An output load consisting of only a resistor experiences a fall time set by the TPS20xxC and TPS20xxC-2. An output load with parallel R and C elements experiences a fall time determined by the (R  $\times$  C) time constant if it is longer than the  $t_F$  TPS20xxC and TPS20xxC-2.

The enable must not be left open, and may be tied to VIN or GND depending on the device.

### 8.3.3 Internal Charge Pump

The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality. The MOSFET power switch blocks current from OUT to IN when turned off by the UVLO or disabled.

### 8.3.4 Current Limit

The TPS20xxC and TPS20xxC-2 responds to overloads by limiting output current to the static  $I_{OS}$  levels shown in [Electrical Characteristics:  \$T\_J = T\_A = 25^\circ\text{C}\$](#) . When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ( $I_{OS} \times R_{LOAD}$ ). Two possible overload conditions can occur. The first overload condition occurs when either:

1. input voltage is first applied, enable is true, and a short circuit is present (load which draws  $I_{OUT} > I_{OS}$ )
2. input voltage is present and the TPS20xxC and TPS20xxC-2 are enabled into a short circuit.

The output voltage is held near zero potential with respect to ground and the TPS20xxC and TPS20xxC-2 ramps the output current to  $I_{OS}$ . The TPS20xxC and TPS20xxC-2 limits the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle. This is demonstrated in [Figure 26](#) where the device was enabled into a short, and subsequently cycles current OFF and ON as the thermal protection engages.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within  $t_{IOS}$  ([Figure 5](#) and [Figure 6](#)) when the specified overload (see [Electrical Characteristics:  \$-40^\circ\text{C} \leq T\_J \leq 125^\circ\text{C}\$](#) ) is applied. The response speed and shape varies with the overload level, input circuit, and rate of application. The current limit response will vary between simply settling to  $I_{OS}$ , or turnoff and controlled return to  $I_{OS}$ . Similar to the previous case, the TPS20xxC and TPS20xxC-2 limits the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle. This is demonstrated by [Figure 27](#), [Figure 28](#), and [Figure 29](#).

The TPS20xxC and TPS20xxC-2 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation [ $(V_{IN} - V_{OUT}) \times I_{OS}$ ] driving the junction temperature up. The device turns off when the junction temperature exceeds  $135^\circ\text{C}$  (minimum) while in current limit. The device remains off until the junction temperature cools  $20^\circ\text{C}$  and then restarts.

There are two kinds of current limit profiles typically available in TI switch products that are similar to the TPS20xxC and TPS20xxC-2. Many older designs have an output I vs V characteristic similar to the plot labeled *Current Limit with Peaking* in [Figure 22](#). This type of limiting can be characterized by two parameters, the current limit corner ( $I_{OC}$ ), and the short circuit current ( $I_{OS}$ ).  $I_{OC}$  is often specified as a maximum value. The TPS20xxC and TPS20xxC-2 family of parts does not present noticeable peaking in the current limit, corresponding to the characteristic labeled *Flat Current Limit* in [Figure 22](#). This is why the  $I_{OC}$  parameter is not present in [Electrical Characteristics:  \$-40^\circ\text{C} \leq T\_J \leq 125^\circ\text{C}\$](#) .

## Feature Description (continued)




Figure 22. Current Limit Profiles

### 8.3.5 $\overline{FLT}$

The  $\overline{FLT}$  open-drain output is asserted (active low) during an overload or overtemperature condition. A 9-ms deglitch on both the rising and falling edges avoids false reporting at start-up and during transients. A current limit condition shorter than the deglitch period clears the internal timer upon termination. The deglitch timer does not integrate multiple short overloads and declare a fault. This is also true for exiting from a faulted state. An input voltage with excessive ripple and large output capacitance may interfere with operation of  $\overline{FLT}$  around  $I_{OS}$  as the ripple drives the TPS20xxC and TPS20xxC-2 in and out of current limit.

If the TPS20xxC and TPS20xxC-2 are in current limit and the overtemperature circuit goes active,  $\overline{FLT}$  goes true immediately (see Figure 27); however, the exiting this condition is deglitched (see Figure 29).  $\overline{FLT}$  is tripped just as the knee of the constant-current limiting is entered. Disabling the TPS20xxC and TPS20xxC-2 clears an active  $\overline{FLT}$  as soon as the switch turns off (see Figure 26).  $\overline{FLT}$  is high impedance when the TPS20xxC and TPS20xxC-2 are disabled or in undervoltage lockout (UVLO).

### 8.3.6 Output Discharge

A 470- $\Omega$  (typical) output discharge dissipates stored charge and leakage current on OUT when the TPS20xxC is in UVLO or disabled. The pulldown circuit loses bias gradually as  $V_{IN}$  decreases, causing a rise in the discharge resistance as  $V_{IN}$  falls towards 0 V. The TPS20xxC-2 does not have this function. The output is be controlled by an external loadings when the device is in ULVO or disabled.

## 8.4 Device Functional Modes

There are no other functional modes.



## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS20xxC and TPS20xxC-2 current-limited power switch uses N-channel MOSFETs in applications requiring continuous load current. The device enters constant-current mode when the load exceeds the current limit threshold.

### 9.2 Typical Application



**Figure 23. Typical Application Schematic**

#### 9.2.1 Design Requirements

For this design example, use the following input parameters:

1. The TPS2065CDGN operates from a 5-V to  $\pm 0.5$ -V input rail.
2. What is the normal operation current, for example, the maximum allowable current drawn by portable equipment for USB 3.0 port is 900 mA, so the normal operation current is 900 mA, and the minimum current limit of power switch must exceed 900 mA to avoid false trigger during normal operation. For the TPS2065C device, target 1-A continuous output current application.
3. What is the maximum allowable current provided by up-stream power, the maximum current limit of power switch that must lower it to ensure power switch can protect the up-stream power when overload is encountered at the output of power switch. For the TPS2065C device, the maximum  $I_{OS}$  is 1.8 A.

#### 9.2.2 Detailed Design Procedure

To begin the design process a few parameters must be decided upon. The designer must know the following:

1. Normal input operation voltage
2. Output continuous current
3. Maximum up-stream power supply output current

##### 9.2.2.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends placing a 0.1- $\mu$ F or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling.

## Typical Application (continued)

All protection circuits such as the TPS20xxC and TPS20xxC-2 has the potential for input voltage overshoots and output voltage undershoots.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turnon). Theoretically, the peak voltage is  $2x$  the applied. The second cause is due to the abrupt reduction of output short-circuit current when the TPS20xxC and TPS20xxC-2 turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the TPS20xxC and TPS20xxC-2 output is shorted. Applications with large input inductance (for example, connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current limit speed of the TPS20xxC and TPS20xxC-2 to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of  $1\ \mu\text{F}$  to  $22\ \mu\text{F}$  adjacent to the TPS20xxC and TPS20xxC-2 input aids in both speeding the response time and limiting the transient seen on the input power bus. Momentary input transients to  $6.5\ \text{V}$  are permitted.

Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS20xxC and TPS20xxC-2 has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard applications, a  $120\text{-}\mu\text{F}$  minimum output capacitance is required. Typically a  $150\text{-}\mu\text{F}$  electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require  $120\ \mu\text{F}$  of capacitance, and there is potential to drive the output negative, then TI recommends a minimum of  $10\text{-}\mu\text{F}$  ceramic capacitance on the output. The voltage undershoot must be controlled to less than  $1.5\ \text{V}$  for  $10\ \mu\text{s}$ .

### 9.2.3 Application Curves



Typical Application (continued)




Figure 26. TPS2065C Enable into Output Short




Figure 27. TPS2065C Pulsed Short Applied




Figure 28. TPS2065C Short Applied




Figure 29. TPS2065C Pulsed 1.45-A Load




Figure 30. TPS2065C 50-m $\Omega$  Short Circuit





Figure 31. TPS2065C Power Up – Enabled

**Typical Application (continued)**




**Figure 32. TPS2065C Power Down – Enabled**



**Figure 33. TPS2001C Turnon into 2.5 Ω**




**Figure 34. TPS2001C Enable into Short**



**Figure 35. TPS2001C Pulsed Output Short**



**Figure 36. TPS2051C Turnon into 10 Ω**



**Figure 37. TPS2051C Enable into Short**

Typical Application (continued)




Figure 38. TPS2051C Pulsed Output Short




Figure 39. TPS2069C Turnon into 3.3 Ω




Figure 40. TPS2069C Enable into Short




Figure 41. TPS2069C Pulsed Output Short

10 Power Supply Recommendations

Design of the devices is for operation from an input voltage supply range of 4.5 V to 5.5 V. The current capability of the power supply should exceed the maximum current limit of the power switch.

## 11 Layout

### 11.1 Layout Guidelines

1. Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low inductance trace.
2. Place at least 10- $\mu$ F low ESR ceramic capacitor near the OUT and GND pins, and make the connections using a low inductance trace.
3. The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

### 11.2 Layout Example




Figure 42. Recommended Layout

### 11.3 Power Dissipation and Junction Temperature

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS20xxC and TPS20xxC-2. The system designer can control choices of package, proximity to other power dissipating devices, and printed-circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical. The lower junction temperatures achieved by soldering the pad improve the efficiency and reliability of both TPS20xxC and TPS20xxC-2 parts and the system. The following examples were used to determine the  $\theta_{JA}$  Custom thermal impedances noted in [Thermal Information: SOT-23](#) and [Thermal Information: MSOP-PowerPAD](#). They were based on use of the JEDEC high-k circuit board construction (2 signal and 2 plane) with 4, 1-oz. copper weight, layers.

While TI recommends that the DGN package PAD be soldered to circuit board copper fill and vias for low thermal impedance, there may be cases where this is not desired. For example, use of routing area under the IC. Some devices are available in packages without the PowerPad (DGK) specifically for this purpose. The  $\theta_{JA}$  for the DGN package with the pad not soldered and no extra copper, is approximately 141°C/W for 0.5-A and 1-A rated parts, and 139°C/W for the 1.5-A and 2-A rated parts. The  $\theta_{JA}$  for the DGK mounted per [Figure 45](#) is 110.3°C/W. These values may be used in [Equation 1](#) to determine the maximum junction temperature.

Power Dissipation and Junction Temperature (continued)



Figure 43. DBV Package PCB Layout Example




Figure 44. DGN Package PCB Layout Example




Figure 45. DGK Package PCB Layout Example

As shown in Equation 1, the following procedure requires iteration because power loss is due to the internal MOSFET  $I^2 \times R_{DS(ON)}$ , and  $R_{DS(ON)}$  is a function of the junction temperature. As an initial estimate, use the  $R_{DS(ON)}$  at 125°C from the *Typical Characteristics*, and the preferred package thermal resistance for the preferred board construction from the *Thermal Information: SOT-23* table.

## Power Dissipation and Junction Temperature (continued)

$$T_J = T_A + ((I_{OUT})^2 \times R_{DS(ON)}) \times \theta_{JA}$$

where

- $I_{OUT}$  = rated OUT pin current (A)
  - $R_{DS(ON)}$  = Power switch ON-resistance at an assumed  $T_J$  ( $\Omega$ )
  - $T_A$  = Maximum ambient temperature ( $^{\circ}\text{C}$ )
  - $T_J$  = Maximum junction temperature ( $^{\circ}\text{C}$ )
  - $\theta_{JA}$  = Thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- (1)

If the calculated  $T_J$  is substantially different from the original assumption, estimate a new value of  $R_{DS(ON)}$  using the typical characteristic plot and recalculate.

If the resulting  $T_J$  is not less than  $125^{\circ}\text{C}$ , try a PCB construction or a package with lower  $\theta_{JA}$ .



## 12 Device and Documentation Support

### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS2000C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2001C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2041C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2051C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2061C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2065C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2065C-2	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2068C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2069C	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TPS2069C-2	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
905X0205100	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VBYQ	<a href="#">Samples</a>
TPS2000CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXFI	<a href="#">Samples</a>
TPS2000CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXFI	<a href="#">Samples</a>
TPS2000CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	BCMS	<a href="#">Samples</a>
TPS2000CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	BCMS	<a href="#">Samples</a>
TPS2001CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXGI	<a href="#">Samples</a>
TPS2001CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXGI	<a href="#">Samples</a>
TPS2001CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	VBWQ	<a href="#">Samples</a>
TPS2001CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	VBWQ	<a href="#">Samples</a>
TPS2041CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYJI	<a href="#">Samples</a>
TPS2041CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYJI	<a href="#">Samples</a>
TPS2051CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VBYQ	<a href="#">Samples</a>
TPS2051CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VBYQ	<a href="#">Samples</a>
TPS2061CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PXLI	<a href="#">Samples</a>
TPS2061CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PXLI	<a href="#">Samples</a>
TPS2061CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXMI	<a href="#">Samples</a>
TPS2061CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXMI	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2065CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VCAQ	<a href="#">Samples</a>
TPS2065CDBVR-2	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	<a href="#">Samples</a>
TPS2065CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VCAQ	<a href="#">Samples</a>
TPS2065CDBVT-2	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	<a href="#">Samples</a>
TPS2065CDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	VCAQ	<a href="#">Samples</a>
TPS2065CDGN-2	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	<a href="#">Samples</a>
TPS2065CDGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	VCAQ	<a href="#">Samples</a>
TPS2065CDGNR-2	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	<a href="#">Samples</a>
TPS2068CDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXNI	<a href="#">Samples</a>
TPS2068CDGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PXNI	<a href="#">Samples</a>
TPS2069CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYKI	<a href="#">Samples</a>
TPS2069CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYKI	<a href="#">Samples</a>
TPS2069CDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	VBUQ	<a href="#">Samples</a>
TPS2069CDGN-2	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYSI	<a href="#">Samples</a>
TPS2069CDGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	VBUQ	<a href="#">Samples</a>
TPS2069CDGNR-2	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYSI	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

---

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2000CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2000CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2001CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2001CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2041CDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041CDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041CDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051CDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051CDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2051CDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2061CDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2061CDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2061CDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2061CDGNR	MSOP-	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	Power PAD											
TPS2065CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDBVR-2	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDBVT-2	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2065CDGNR-2	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2068CDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2069CDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2069CDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2069CDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2069CDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2069CDGNR-2	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2000CDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TPS2000CDGNR	MSOP-PowerPAD	DGN	8	2500	360.0	162.0	98.0
TPS2001CDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TPS2001CDGNR	MSOP-PowerPAD	DGN	8	2500	360.0	162.0	98.0
TPS2041CDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2041CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2041CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2041CDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2051CDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2051CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2051CDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2061CDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2061CDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2061CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2061CDGNR	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2065CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2065CDBVR-2	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2065CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2065CDBVT-2	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2065CDGNR	MSOP-PowerPAD	DGN	8	2500	360.0	162.0	98.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2065CDGNR-2	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2068CDGNR	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2069CDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2069CDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2069CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2069CDGNR	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2069CDGNR-2	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0



## GENERIC PACKAGE VIEW

DBV 5

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4073253/P

DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X


4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.





- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.

DGN (S-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

DGN (S-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206323-4/1 12/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.