

150V N-Channel Enhancement Mode MOSFET


MTE1K8N15KN3

Features


- Low on-resistance
- Excellent thermal and electrical capabilities
- Compact and low profile SOT-23 package
- Pb-free lead plating and halogen-free package
- ESD protected gate

BV_{DSS}	150V
$I_D @ V_{GS}=10V, T_A=25^\circ C$	0.7A
$R_{DSON} @ V_{GS}=10V, I_D=0.5A$	1.07 Ω (typ.)
$R_{DSON} @ V_{GS}=10V, I_D=1A$	1.15 Ω (typ.)

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTE1K8N15KN3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V _{DS}	150	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current @ TA=25°C, V _{GS} =10V (Note 3)	I _D	0.7	A
Continuous Drain Current @ TA=70°C, V _{GS} =10V (Note 3)		0.56	
Pulsed Drain Current (Note 1, 2)	I _{DM}	4	
Maximum Power Dissipation @ TA=25°C (Note 3)	P _D	1.38	W
Linear Derating Factor		0.01	W/°C
Thermal Resistance, Junction-to-Ambient (Note 3)	R _{th,ja}	90	°C/W
Operating Junction and Storage Temperature Range	T _j , T _{stg}	-55~+150	°C

Note : 1. Pulse width limited by maximum junction temperature.
 2. Pulse width ≤ 300µs, duty cycle ≤ 2%.
 3. Surface mounted on FR-4 board, t ≤ 10sec.


Electrical Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	150	-	-	V	V _{GS} =0V, I _D =250µA
V _{GS(th)}	2.0	-	4.0		V _{DS} =V _{GS} , I _D =250µA
I _{GSS}	-	-	±10	µA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	1		V _{DS} =120V, V _{GS} =0V
	-	-	25		V _{DS} =120V, V _{GS} =0V, T _j =70°C
*R _{DSON}	-	1.07	1.8	Ω	V _{GS} =10V, I _D =0.5A
	-	1.15	1.8		V _{GS} =10V, I _D =1A
*G _{FS}	-	1.13	-	S	V _{DS} =15V, I _D =1A
Dynamic					
C _{iss}	-	93	-	pF	V _{DS} =25V, V _{GS} =0V, f=1MHz
C _{oss}	-	17	-		
C _{rss}	-	11	-		
t _{d(ON)}	-	15.6	-	ns	V _{DS} =75V, I _D =1A, V _{GS} =10V, R _G =6Ω
t _r	-	34.8	-		
t _{d(OFF)}	-	79.4	-		
t _f	-	41.8	-		
Q _g	-	3.8	-	nC	V _{DS} =120V, I _D =1A, V _{GS} =10V
Q _{gs}	-	0.7	-		
Q _{gd}	-	1.0	-		
Source-Drain Diode					
*V _{SD}	-	0.83	1.2	V	V _{GS} =0V, I _S =1A
t _{rr}	-	26.3	-	ns	I _F =1A, dI _F /dt=100A/µs
Q _{rr}	-	23.3	-	nC	


*Pulse Test : Pulse Width ≤ 300µs, Duty Cycle ≤ 2%

Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature






Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Ambient




Transient Thermal Response Curves




Recommended Soldering Footprint



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension



The diagram shows three views of the SOT-23 package: a top view with dimensions A, B, C, D, G, H, L, S, V, and pin numbers 1, 2, 3; a side view with dimensions C, D, H, J; and a perspective view with dimensions K, L1, L2.

Marking:



The marking diagram shows a rectangular package with three pins. The top pin is labeled 'Date Code' with a downward arrow. The bottom-left pin is labeled 'Device Code' with an upward arrow. The center of the package is marked with 'KN15' and two crossed-out 'X' symbols.

Style: Pin 1.Gate 2.Source 3.Drain

3-Lead SOT-23 Plastic
 Surface Mounted Package
 CYStek Package Code: N3

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1102	0.1204	2.80	3.04	J	0.0032	0.0079	0.08	0.20
B	0.0472	0.0669	1.20	1.70	K	0.0118	0.0266	0.30	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0000	0.0040	0.00	0.10	L1	0.0118	0.0197	0.30	0.50

- Notes:**
1. Controlling dimension: millimeters.
 2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.