

JFET Chopper Transistors
N-Channel — Depletion




1 DRAIN

2 SOURCE

**J111** J113

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	
Drain-Gate Voltage	V <sub>DG</sub>	-35	Vdc	
Gate-Source Voltage	VGS	-35	Vdc	
Gate Current	IG	50	mAdc	
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	350 2.8	mW mW/°C	
Lead Temperature	TL	300	°C	
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>Stg</sub>	-65 to +150	°C	



# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Gate–Source Breakdown Voltage (I <sub>G</sub> = –1.0 μAdc)		V(BR)GSS	35	_	Vdc
Gate Reverse Current (V <sub>GS</sub> = -15 Vdc)		I <sub>GSS</sub>	_	-1.0	nAdc
Gate Source Cutoff Voltage (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 1.0 μAdc)	J111 J112 J113	VGS(off)	-3.0 -1.0 -0.5	-10 -5.0 -3.0	Vdc
Drain–Cutoff Current (V <sub>DS</sub> = 5.0 Vdc, V <sub>GS</sub> = -10 Vdc)		I <sub>D</sub> (off)	_	1.0	nAdc
ON CHARACTERISTICS					
Zero-Gate-Voltage Drain Current <sup>(1)</sup> (V <sub>DS</sub> = 15 Vdc)	J111 J112 J113	I <sub>DSS</sub>	20 5.0 2.0	_ _ _	mAdc
Static Drain–Source On Resistance (V <sub>DS</sub> = 0.1 Vdc)	J111 J112 J113	rDS(on)	_ _ _	30 50 100	Ω
Drain Gate and Source Gate On–Capacitance (VDS = VGS = 0, f = 1.0 MHz)		C <sub>dg(on)</sub> + C <sub>sg(on)</sub>	_	28	pF
Drain Gate Off–Capacitance (V <sub>GS</sub> = –10 Vdc, f = 1.0 MHz)		C <sub>dg(off)</sub>	_	5.0	pF
Source Gate Off–Capacitance (VGS = -10 Vdc, f = 1.0 MHz)		C <sub>sg(off)</sub>	_	5.0	pF

<sup>1.</sup> Pulse Width = 300  $\mu$ s, Duty Cycle = 3.0%.

### TYPICAL SWITCHING CHARACTERISTICS




Figure 1. Turn-On Delay Time




Figure 2. Rise Time




Figure 3. Turn-Off Delay Time




Figure 4. Fall Time




Figure 5. Switching Time Test Circuit


#### NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage ( $V_{CG}$ ). The Drain–Source Voltage ( $V_{DS}$ ) is slightly lower than Drain Supply Voltage ( $V_{DD}$ ) due to the voltage divider. Thus Reverse Transfer Capacitance ( $C_{TSS}$ ) or Gate–Drain Capacitance ( $C_{gd}$ ) is charged to  $V_{GG}+V_{DS}$ .

During the turn–on interval, Gate–Source Capacitance  $(C_{gs})$  discharges through the series combination of  $R_{Gen}$  and  $R_K$ .  $C_{gd}$  must discharge to  $V_{DS(on)}$  through  $R_G$  and  $R_K$  in series with the parallel combination of effective load impedance  $(R'_D)$  and Drain–Source Resistance  $(r_{ds})$ . During the turn–off, this charge flow is reversed.

Predicting turn—on time is somewhat difficult as the channel resistance  $r_{ds}$  is a function of the gate—source voltage. While  $C_{gs}$  discharges,  $V_{GS}$  approaches zero and  $r_{ds}$  decreases. Since  $C_{gd}$  discharges through  $r_{ds}$ , turn—on time is non–linear. During turn—off, the situation is reversed with  $r_{ds}$  increasing as  $C_{gd}$  charges.


The above switching curves show two impedance conditions; 1)  $R_{K}$  is equal to  $R_{D}$ , which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2)  $R_{K}=0$  (low impedance) the driving source impedance is that of the generator.



10  $C_{qs}$ 7.0 5.0  $C_{gd}$ 3.0 T<sub>channel</sub> = 25°C (Cds IS NEGLIGIBLE) 2.0 1.5 1.0 0.03 0.05 0.1 0.3 0.5 1.0 3.0 5.0 10 30 VR, REVERSE VOLTAGE (VOLTS)

Figure 6. Typical Forward Transfer Admittance

Figure 7. Typical Capacitance






Figure 8. Effect of Gate-Source Voltage On Drain-Source Resistance

Figure 9. Effect of Temperature On Drain-Source On-State Resistance




Figure 10. Effect of I<sub>DSS</sub> On Drain–Source Resistance and Gate–Source Voltage

## NOTE 2

The Zero–Gate–Voltage Drain Current (IDSS), is the principle determinant of other J-FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage (VGS(off) and Drain–Source On Resistance (rdS(on)) to IDSS. Most of the devices will be within  $\pm 10\%$  of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:

Unknown


 $r_{ds(on)}$  and  $V_{GS}$  range for an J112

The electrical characteristics table indicates that an J112 has an IDSS range of 25 to 75 mA. Figure 10, shows  $r_{dS(on)}$  =52 Ohms for IDSS = 25 mA and 30 Ohms for IDSS = 75 mA. The corresponding  $V_{GS}$  values are 2.2 volts and 4.8 volts.

## J111 J112 J113

#### PACKAGE DIMENSIONS

TO-92 (TO-226) CASE 29-11 **ISSUE AL** 





- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
С	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
N	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	

Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and war trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

## Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.