

www.ti.com SLVSAU2 – MAY 2011

# 4.5V to 18V Input, 2-A SYNCHRONOUS STEP DOWN (SWIFT<sup>TM</sup>) CONVERTER

Check for Samples: TPS54227

# **FEATURES**


- D-CAP2<sup>™</sup> Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V<sub>IN</sub> Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7.0 V
- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications 155 m $\Omega$  (High Side) and 108 m $\Omega$  (Low Side)
- High Efficiency, Less Than 10 μA at Shutdown
- High Initial Bandgap Reference Accuracy
- · Adjustable Soft Start
- Pre-Biased Soft Start
- 700-kHz Switching Frequency (f<sub>SW</sub>)
- Cycle By Cycle Over Current Limit


# **APPLICATIONS**

- Wide Range of Applications for Low Voltage System
  - Digital TV Power Supply
  - High Definition Blu-ray Disc™ Players
  - Networking Home Terminal
  - Digital Set Top Box (STB)

# **DESCRIPTION**

The TPS54227 is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS 54227 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54227 uses the D-CAP2™ mode control which provides a fast transient response with no external compensation components. The TPS54227 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V and 7 V. The device also features an adjustable soft start time. The TPS54227 is available in the 8-pin DDA package, and designed to operate from -40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2 is a trademark of Texas Instruments.

Blu-ray Disc is a trademark of Blu-ray Disc Association.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup> (3)	ORDERABLE PART NUMBER	PIN	TRANSPORT MEDIA
40°C to 05°C	DDA	TPS54227DDA	0	Tube
–40°C to 85°C	DDA	TPS54227DDAR	8	Tape and Reel

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All package options have Cu NIPDAU lead/ball finish.

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		VA	LUE	UNIT		
		MIN	MIN MAX			
	VIN, EN	-0.3	20	V		
	VBST	-0.3	26	V		
	VBST (10 ns transient)	-0.3	28	V		
Input voltage range	VBST (vs SW)	-0.3	6.5	V		
	VFB, SS	-0.3	6.5	V		
	SW	-2	20	V		
	SW (10 ns transient)	-3	22	V		
O. t	VREG5	-0.3	6.5	V		
Output voltage range	GND	-0.3	0.3	V		
Voltage from GND to the	ermal pad, V <sub>diff</sub>	-0.2	-0.2 0.2			
Electricate Con Production	Human Body Model (HBM)		2	kV		
Electrostatic discharge	Charged Device Model (CDM)		500	V		
Operating junction temperature	erature, T <sub>J</sub>	-40	-40 150 °			
Storage temperature, T <sub>s</sub>	tg	-55	150	°C		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# THERMAL INFORMATION

	TUEDMAL METRIC(1)	TPS54227		
	THERMAL METRIC <sup>(1)</sup>	DDA (8 PINS)	UNITS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	45.3		
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	54.8		
$\theta_{JB}$	Junction-to-board thermal resistance	16.2	°C/W	
ΨЈТ	Junction-to-top characterization parameter	6.6	C/VV	
ΨЈВ	Junction-to-board characterization parameter	16.0		
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	8.5		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



www.ti.com SLVSAU2 –MAY 2011

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{\text{IN}}$	Supply input voltage range		4.5	18	<b>V</b>
		VBST	-0.1	24	
		VBST (10 ns transient)	-0.1	27	
		VBST(vs SW)	-0.1	5.7	
		SS	-0.1	5.7	
$V_{I}$	Input voltage range	EN	-0.1	18	V
		VFB	-0.1	5.5	
		SW	-1.8	18	
		SW (10 ns transient)	-3	21	
		GND	-0.1	0.1	
Vo	Output voltage range	VREG5	-0.1	5.7	V
Io	Output Current range	I <sub>VREG5</sub>	0	10	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
TJ	Operating junction temperature		-40	150	°C

# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{IN} = 12 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I <sub>VIN</sub>	Operating - non-switching supply current	$V_{IN}$ current, $T_A = 25$ °C, $EN = 5$ V, $V_{FB} = 0.8$ V		800	1200	μΑ
I <sub>VINSDN</sub>	Shutdown supply current	V <sub>IN</sub> current, T <sub>A</sub> = 25°C, EN = 0 V		5.0	10	μA
LOGIC TI	HRESHOLD					
V <sub>ENH</sub>	EN high-level input voltage	EN	1.6			V
V <sub>ENL</sub>	EN low-level input voltage	EN			0.6	V
	TAGE AND DISCHARGE RESISTANCE					
$V_{FBTH}$	V <sub>FB</sub> threshold voltage	T <sub>A</sub> = 25°C, V <sub>O</sub> = 1.05 V, continuous mode	749	765	781	mV
I <sub>VFB</sub>	V <sub>FB</sub> input current	V <sub>FB</sub> = 0.8 V, T <sub>A</sub> = 25°C		0	±0.1	μA
V <sub>REG5</sub> OL	JTPUT					
V <sub>VREG5</sub>	V <sub>REG5</sub> output voltage	T <sub>A</sub> = 25°C, 6.0 V < V <sub>IN</sub> < 18 V, 0 < I <sub>VREG5</sub> < 5 mA	5.2	5.5	5.7	V
V <sub>LN5</sub>	Line regulation	6 V < V <sub>IN</sub> < 18 V, I <sub>VREG5</sub> = 5 mA			25	mV
$V_{LD5}$	Load regulation	0 mA < I <sub>VREG5</sub> < 5 mA			100	mV
I <sub>VREG5</sub>	Output current	V <sub>IN</sub> = 6 V, V <sub>REG5</sub> = 4.0 V, T <sub>A</sub> = 25°C		60		mA
MOSFET						
R <sub>DS(on)h</sub>	High side switch resistance	25°C, V <sub>BST</sub> - SW = 5.5 V		155		mΩ
R <sub>DS(on)I</sub>	Low side switch resistance	25°C		108		mΩ
CURREN	T LIMIT		-			
I <sub>ocl</sub>	Current limit	L out = $2.2 \mu H^{(1)}$	2.5	3.3	4.7	Α

<sup>(1)</sup> Not production tested.



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $V_{\text{IN}}$  = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
THERMAL SHUTDOWN								
<b>-</b>	The arrest about decree there are also	Shutdown temperature (2)		165 35				
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis (2)						
ON-TIME	TIMER CONTROL	·						
t <sub>ON</sub>	On time	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V		150		ns		
t <sub>OFF(MIN)</sub>	Minimum off time	T <sub>A</sub> = 25°C, V <sub>FB</sub> = 0.7 V		260	310	ns		
SOFT ST	ART	·						
I <sub>SSC</sub>	SS charge current	V <sub>SS</sub> = 1V	1.4	2.0	2.6	μA		
I <sub>SSD</sub>	SS discharge current	V <sub>SS</sub> = 0.5 V	0.1	0.2		mA		
UVLO		•	•					
10/10	10/10 45	Wake up V <sub>REG5</sub> voltage	3.45	3.75	4.05			
UVLO	UVLO threshold	Hysteresis V <sub>REG5</sub> voltage	0.13	0.32	0.48	V		


<sup>(2)</sup> Not production tested.



www.ti.com SLVSAU2 –MAY 2011

# **DEVICE INFORMATION**

# DDA PACKAGE (TOP VIEW)




# **PIN FUNCTIONS**

PIN		
NAME	NO.	DESCRIPTION
EN	1	Enable input control. EN is active high and must be pulled up to enable the device.
VFB	2	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	3	5.5 V power supply output. A capacitor (typical 1 $\mu$ F) should be connected to GND. VREG5 is not active when EN is low.
SS	4	Soft-start control. An external capacitor should be connected to GND.
GND	5	Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.
SW	6	Switch node connection between high-side NFET and low-side NFET.
VBST	7	Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.
VIN	8	Input voltage supply pin.
Exposed Thermal Pad	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.

5



# **FUNCTIONAL BLOCK DIAGRAM**





www.ti.com SLVSAU2 - MAY 2011

# **OVERVIEW**

The TPS54227 is a 2-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2<sup>™</sup> mode control. The fast transient response of D-CAP2<sup>™</sup> control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

# **DETAILED DESCRIPTION**

#### **PWM Operation**

The main control loop of the TPS54227 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

# **PWM Frequency and Adaptive On-Time Control**

TPS54227 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54227 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

#### Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high,  $2-\mu A$  current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is  $2 \mu A$ .

$$t_{SS}(ms) = \frac{C6(nF) \times V_{REF} \times 1.1}{I_{SS}(\mu A)} = \frac{C6(nF) \times 0.765 \times 1.1}{2}$$
(1)

The TPS54227 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage  $V_{FB}$ ), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

### **Current Protection**

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I<sub>OUT</sub>. The TPS54227 constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching



cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the higher value.

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.

#### **UVLO Protection**

Undervoltage lock out protection (UVLO) monitors the voltage of the  $V_{REG5}$  pin. When the  $V_{REG5}$  voltage is lower than UVLO threshold voltage, the TPS54227 is shut off. This is protection is non-latching.

# **Thermal Shutdown**

TPS54227 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C), the device is shut off. This is non-latch protection.



1200

1000

800

600

400

200

0

I<sub>CC</sub> - Supply Current - µA

www.ti.com SLVSAU2 -MAY 2011

# TYPICAL CHARACTERISTICS 14 12 10 8 8 4






Figure 2. VIN SHUTDOWN CURRENT vs JUNCTION TEMPERATURE




Figure 3. EN CURRENT vs EN VOLTAGE




Figure 4. 1.05-V OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 5. 1.05-V OUTPUT VOLTAGE vs INPUT VOLTAGE




Figure 6. 1.05-V, 50-mA to 2-A LOAD TRANSIENT RESPONSE








Figure 7. START-UP WAVE FORM




Figure 8. EFFICIENCY vs OUTPUT CURRENT




Figure 9. SWITCHING FREQUENCY vs INPUT VOLTAGE




Figure 10. SWITCHING FREQUENCY vs OUTPUT CURRENT




Figure 11. Vfb VOLTAGE vs JUNCTION TEMPERATURE





Figure 12. VOLTAGE RIPPLE AT OUTPUT  $(I_0 = 2 A)$ 



www.ti.com SLVSAU2 –MAY 2011

# **TYPICAL CHARACTERISTICS (continued)**



t - Time - 400 ns Figure 13. VOLTAGE RIPPLE AT INPUT (I<sub>O</sub> = 2 A)



# **DESIGN GUIDE**

# Step By Step Design Procedure

To begin the design process, you must know a few application parameters:

- Input voltage range
- · Output voltage
- · Output current
- · Output voltage ripple
- Input voltage ripple




Figure 14. Shows the schematic diagram for this design example.

# **Output Voltage Resistors Selection**

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate V<sub>OUT</sub>.

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R1}{R2}\right)$$
 (2)

# **Output Filter Selection**

The output filter used with the TPS54227 is an LC circuit. This LC filter has double pole at:

$$F_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54227. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1



www.ti.com SLVSAU2 – MAY 2011

Table 1. Recommended Component Values								
Output Voltage (V)	R1 (kΩ)	<b>R2 (k</b> Ω)	C4 (pF) <sup>(1)</sup>	<b>L1 (µH)</b>	C8 + C9 (µF)			
1	6.81	22.1		1.5 - 2.2	22 - 68			
1.05	8.25	22.1		1.5 - 2.2	22 - 68			
1.2	12.7	22.1		2.2	22 - 68			
1.5	21.5	22.1		2.2	22 - 68			
1.8	30.1	22.1	5 - 22	3.3	22 - 68			
2.5	49.9	22.1	5 - 22	3.3	22 - 68			
3.3	73.2	22.1	5 - 22	3.3	22 - 68			
5	124	22.1	5 - 22	4.7	22 - 68			
6.5	165	22.1	5 - 22	47	22 - 68			

**Table 1. Recommended Component Values** 

#### (1) Optional

Since the DC gain is dependent on the output voltage, the required inductor value will increase as the output voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 700 kHz for  $f_{\text{SW}}$ .

Use 700 kHz for  $f_{SW}$ . Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$I_{IPP} = \frac{V_{OUT}}{V_{IN(max)}} \times \frac{V_{IN(max)} - V_{OUT}}{L_{O} \times f_{SW}}$$
(4)

$$I_{\text{lpeak}} = I_{\text{O}} + \frac{I_{\text{lpp}}}{2} \tag{5}$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{IPP}^2}$$
 (6)

For this design example, the calculated peak current is 2.311 A and the calculated RMS current is 2.008 A. The inductor used is a TDK CLF7045T-2R2M with a peak current rating of 5.5 A and an RMS current rating of 4.3 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54227 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22uF to 68uF. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{\text{Co(RMS)}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{\sqrt{12} \times V_{\text{IN}} \times L_{\text{O}} \times f_{\text{SW}}}$$
(7)

For this design two TDK C3216X5R0J226M 22uF output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.18 A and each output capacitor is rated for 4A.

# **Input Capacitor Selection**

The TPS54227 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10  $\mu$ F is recommended for the decoupling capacitor. An additional 0.1  $\mu$ F capacitor (C3) from pin 8 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

# **Bootstrap Capacitor Selection**

A 0.1  $\mu$ F. ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.



# **VREG5 Capacitor Selection**

A 1-µF. ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

# THERMAL INFORMATION

This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external heartsick. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heartsick. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heartsick structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.





Figure 15. Thermal Pad Dimensions (Top View)



www.ti.com SLVSAU2 - MAY 2011

#### LAYOUT CONSIDERATIONS

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. VIN Capacitor should be placed as near as possible to the device.



VIA to Ground Plane

Figure 16. PCB Layout



# PACKAGE OPTION ADDENDUM

2-.lun-2011

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS54227DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAGI	evel-2-260C-1 YEAR	
TPS54227DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAGI	_evel-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free/Green conversion plan has not been defined.

Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

# THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/J 01/11

NOTE: A. All linear dimensions are in millimeters



# **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

# Audio <u>www.ti.com/audio</u> Communications and Telecom <u>www.ti.com/communications</u>

Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers Medical

 Clocks and Timers
 www.ti.com/clocks
 Medical
 www.ti.com/medical

 Interface
 interface.ti.com
 Security
 www.ti.com/security

Logic Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive

Microcontrollers microcontroller.ti.com Video and Imaging

RFID www.ti-rfid.com Wireless www.ti.com/wireless-apps

RF/IF and ZigBee® Solutions www.ti.com/lprf

**Products** 

TI E2E Community Home Page <u>e2e.ti.com</u>

www.ti.com/video