
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Nov 21 File under Integrated Circuits, IC02 1999 Dec 30



HILIP

# TDA8004T

#### FEATURES

- 3 or 5 V supply for the IC (GND and  $V_{DD}$ )
- Step-up converter for V\_{CC} generation (separately powered with a 5 V  $\pm 10\%$  supply, V\_{DDP} and PGND)
- 3 specific protected half duplex bidirectional buffered I/O lines (C4, C7 and C8)
- V<sub>CC</sub> regulation 5 V ±5% on 2 × 100 nF or 1 × 100 nF and 1 × 220 nF multilayer ceramic capacitors with low ESR, I<sub>CC</sub> < 65 mA at 4.5 V < V<sub>DDP</sub> < 6.5 V, current spikes of 40 nAs up to 20 MHz, with controlled rise and fall times, filtered overload detection approximately 90 mA)
- Thermal and short-circuit protections on all card contacts
- Automatic activation and deactivation sequences (initiated by software or by hardware in the event of a short-circuit, card take-off, overheating or supply drop-out)
- Enhanced ESD protection on card side (>6 kV)
- 26 MHz integrated crystal oscillator
- Clock generation for the card up to 20 MHz (divided by 1, 2, 4 or 8 through CLKDIV1 and CLKDIV2 signals)
- Non-inverted control of RST via pin RSTIN

- ISO 7816, GSM11.11 and EMV (payment systems) compatibility
- Supply supervisor for spikes killing during power-on and power-off
- One multiplexed status signal OFF.

#### APPLICATIONS

- IC card readers for banking
- Electronic payment
- Identification
- Pay TV.

#### **GENERAL DESCRIPTION**

The TDA8004T is a complete low cost analog interface for asynchronous smart cards. It can be placed betw the card and the microcontroller with very few external components to perform all supply protection and control functions.

#### ORDERING INFORMATION

TYPE		PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION		
TDA8004T	SO28	plastic small outline package; 28 leads; body width 7.5 mm	SOT136-1		


# TDA8004T

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies		1	<b>!</b>	1	1	
V <sub>DD</sub>	supply voltage		2.7	-	6.5	V
V <sub>DDP</sub>	step-up supply voltage		4.5	5	6.5	V
I <sub>DD</sub>	supply current	inactive mode; $V_{DD} = 3.3 \text{ V}$ ; $f_{XTAL} = 10 \text{ MHz}$	-	-	1.2	mA
		active mode; $V_{DD} = 3.3 \text{ V}$ ; $f_{XTAL} = 10 \text{ MHz}$ ; no load	-	-	1.5	mA
I <sub>DDP</sub>	step-up supply current	inactive mode; $V_{DDP} = 5 V$ ; $f_{XTAL} = 10 MHz$	-	-	0.1	mA
		active mode; $V_{DDP} = 5 V$ ; $f_{XTAL} = 10 MHz$ ; no load	-	-	18	mA
Card supp	У	•				
V <sub>CC</sub>	card supply voltage including	DC  I <sub>CC</sub>   < 65 mA	4.75	_	5.25	V
	ripple	AC current spikes of 40 nAs	4.65	-	5.25	V
V <sub>i(ripple)(p-p)</sub>	ripple voltage on V <sub>CC</sub> (peak-to-peak value)	20 kHz f 200 MH≿	-	-	350	mV
I <sub>CC</sub>	card supply current	V <sub>CC</sub> from 0 to 5 V	_	-	65	mA
General		•				
f <sub>CLK</sub>	card clock frequency		0	-	20	MHz
t <sub>de</sub>	deactivation cycle duration		60	80	100	μs
P <sub>tot</sub>	continuous total power dissipation	$T_{amb} = -25 \text{ to } +85 \text{ °C}$	-	_	0.56	W
T <sub>amb</sub>	ambient temperature		-25	_	+85	°C

## TDA8004T

#### **BLOCK DIAGRAM**




# TDA8004T

#### PINNING

SYMBOL	PIN	I/O	DESCRIPTION
CLKDIV1	1	I	control with CLKDIV2 for choosing CLK frequency
CLKDIV2	2	I	control with CLKDIV1 for choosing CLK frequency
RFU1	3	I	reserved for future use (to be connected to V <sub>DD</sub> or microcontroller I/O; active HIGH)
PGND	4	supply	power ground for step-up converter
S2	5	I/O	capacitance connection for step-up converter (a 100 nF capacitor with ESR < 100 m $\Omega$ must be connected between pins S1 and S2)
V <sub>DDP</sub>	6	supply	power supply voltage for step-up converter
S1	7	I/O	capacitance connection for step-up converter (a 100 nF capacitor with ESR < 100 m $\Omega$ must be connected between pins S1 and S2)
VUP	8	I/O	output of step-up converter (a 100 nF capacitor with ESR < 100 m $\Omega$ must be connected to PGND)
PRES	9	I	card presence contact input (active LOW); if PRES or $\overline{\text{PRES}}$ is true, then the card is considered as present
PRES	10	I	card presence contact input (active HIGH); if PRES or $\overline{\text{PRES}}$ is true, then the card is considered as present
I/O	11	I/O	data line to and from card (C7) (internal 10 k $\Omega$ pull-up resistor connected to V <sub>CC</sub> )
AUX2	12	I/O	auxiliary line to and from card (C8) (internal 10 k $\Omega$ pull-up resistor connected to V_{CC})
AUX1	13	I/O	auxiliary line to and from card (C4) (internal 10 k $\Omega$ pull-up resistor connected to V <sub>CC</sub> )
CGND	14	supply	ground for card signals
CLK	15	0	clock to card (C3)
RST	16	0	card reset (C2)
V <sub>CC</sub>	17	0	Supply for card (C1); decouple to CGND with 2 × 100 nF or 1 × 100 nF and 1 × 220 nF capacitors with ESR < 100 m $\Omega$ (with 220 nF, the noise margin on V <sub>CC</sub> will be higher).
n.c.	18	-	not connected
CMDVCC	19	I	start activation sequence input from microcontroller (active LOW)
RSTIN	20	I	card reset input from microcontroller (active HIGH)
V <sub>DD</sub>	21	supply	supply voltage
GND	22	supply	ground
OFF	23	0	NMOS interrupt to microcontroller (active LOW) with 20 k $\Omega$ internal pull-up resistor connected to V <sub>DD</sub> (refer section "Fault detection")
XTAL1	24	I	crystal connection or input for external clock
XTAL2	25	0	crystal connection (leave open if an external clock source is used)
I/OUC	26	I/O	microcontroller data I/O line (internal 10 k $\Omega$ pull-up resistor connected to V <sub>DD</sub> )
AUX1UC	27	I/O	auxiliary line to and from microcontroller (internal 10 k $\Omega$ pull-up resistor connected to $V_{\text{DD}})$
AUX2UC	28	I/O	auxiliary line to and from microcontroller (internal 10 k $\Omega$ pull-up resistor connected to $V_{\text{DD}})$

## TDA8004T



#### FUNCTIONAL DESCRIPTION

Throughout this document, it is assumed that the reader is familiar with ISO 7816 norm terminology.

#### **Power supply**

The supply pins for the IC are V<sub>DD</sub> and GND. V<sub>DD</sub> should be in the range from 2.7 to 6.5 V. All interface signals with the system controller are referenced to V<sub>DD</sub>; so, be sure the supply voltage of the system controller is also V<sub>DD</sub>. All card contacts remain inactive during powering up or powering down. The sequencer is not activated until V<sub>DD</sub> reaches V<sub>th2</sub> + V<sub>hys(th2)</sub> (see Fig.3). When V<sub>DD</sub> falls below V<sub>th2</sub>, an automatic deactivation of the contacts is performed.

For generating a 5 V ±5% V<sub>CC</sub> supply to the card, an integrated voltage doubler is incorporated. This step-up converter should be separately supplied by V<sub>DDP</sub> and PGND (from 4.5 to 6.5 V). Due to large transient currents, the 2 × 100 nF capacitors of the step-up converter should have an ESR less than 100 m $\Omega$  and be located as near as possible to the IC.

The supply voltages  $V_{\text{DD}}$  and  $V_{\text{DDP}}$  may be applied to the IC in any time sequence.

If a voltage between 7 and 9 V is available within the application, this voltage may be tied to pin VUP, thus blocking the step-up converter. In this case,  $V_{DDP}$  must be tied to  $V_{DD}$  and the capacitor between pins S1 and S2 may be omitted.

#### Voltage supervisor


This block surveys the  $V_{DD}$  supply. A defined reset pulse of approximately 10 ms (t<sub>W</sub>) is used internally for maintaining the IC in the inactive mode during powering up or powering down of  $V_{DD}$  (see Fig.3).

As long as V<sub>DD</sub> is less than V<sub>th2</sub> + V<sub>hys(th2)</sub>, the IC will remain inactive whatever the levels on the command lines. This also lasts for the duration of t<sub>W</sub> after V<sub>DD</sub> has reached a level higher than V<sub>th2</sub> + V<sub>hys(th2)</sub>.

The system controller should not try to start an activation during this time.

When  $V_{\text{DD}}$  falls below  $V_{\text{th2}},$  a deactivation sequence of the contacts is performed.

## TDA8004T



#### **Clock circuitry**

The clock signal (CLK) to the card is either derived from a clock signal input on pin XTAL1 or from a crystal up to 26 MHz connected between pins XTAL1 and XTAL2.

#### The frequency may be chosen at

 $f_{XTAL},$   $1\!\!/_2 f_{XTAL},$   $1\!\!/_4 f_{XTAL}$  or  $1\!\!/_8 f_{XTAL}$  via pins CLKDIV1 and CLKDIV2.

The frequency change is synchronous, which means that during transition, no pulse is shorter than 45% of the smallest period and that the first and last clock pulse around the change has the correct width.

In the case of  $f_{\text{XTAL}},$  the duty factors are dependent on the signal at XTAL1.

In order to reach a 45% to 55% duty factor on pin CLK the input signal on XTAL1 should have a duty factor of 48% to 52% and transition times of less than 5% of the input signal period.

If a crystal is used with  $f_{XTAL}$ , the duty factor on pin CLK may be 45% to 55% depending on the layout and on the crystal characteristics and frequency.

In the other cases, it is guaranteed between 45% and 55% of the period.

The crystal oscillator runs as soon as the IC is powered up. If the crystal oscillator is used, or if the clock pulse on XTAL1 is permanent, then the clock pulse will be applied to the card according to the timing diagram of the activation sequence (see Fig.5).

If the signal applied to XTAL1 is controlled by the system controller, then the clock pulse will be applied to the card when the system controller will send it (after completion of the activation sequence).

Table 1 Clock circuitry definition

CLKDIV1	CLKDIV2	CLK
0	0	<sup>1</sup> / <sub>8</sub> f <sub>XTAL</sub>
0	1	<sup>1</sup> ⁄ <sub>4</sub> f <sub>XTAL</sub>
1	1	<sup>1</sup> / <sub>2</sub> f <sub>XTAL</sub>
1	0	f <sub>XTAL</sub>

### TDA8004T

#### I/O circuitry

The three data lines I/O, AUX1 and AUX2 are identical.

The Idle state is realized by both lines (I/O and I/OUC) being pulled HIGH via a 10 k $\Omega$  resistor (I/O to V<sub>CC</sub> and I/OUC to V<sub>DD</sub>).

I/O is referenced to V<sub>CC</sub> and I/OUC to V<sub>DD</sub>, thus allowing operation with V<sub>CC</sub>  $\neq$  V<sub>DD</sub>.


The first side on which a falling edge occurs becomes the master. An anti-latch circuit disables the detection of falling edges on the other line, which becomes a slave.

After a time delay  $t_{d(edge)}$  (approximately 200 ns), the N transistor on the slave side is turned on, thus transmitting the logic 0 present on the master side.

When the master side returns to logic 1, the P transistor on the slave side is turned on during the time delay  $t_{d(edge)}$  and then both sides return to their Idle states.

This active pull-up feature ensures fast LOW-to-HIGH transitions; it is able to deliver more than 1 mA up to an output voltage of  $0.9V_{CC}$  on a 80 pF load. At the end of the active pull-up pulse, the output voltage only depends on the internal pull-up resistor and on the load current (see Fig.4).

The maximum frequency on these lines is 1 MHz.



#### Inactive state

After power-on reset, the circuit enters the inactive state. A minimum number of circuits are active while waiting for the microcontroller to start a session.

- All card contacts are inactive (approximately 200  $\Omega$  to GND)
- I/OUC, AUX1UC and AUX2UC are high impedance (10 k $\Omega$  pull-up resistor connected to V<sub>DD</sub>)
- Voltage generators are stopped
- XTAL oscillator is running
- Voltage supervisor is active.

#### Activation sequence

After power-on and after the internal pulse width delay, the system controller may check the presence of the card with the signal  $\overline{OFF}$  ( $\overline{OFF}$  = HIGH while  $\overline{CMDVCC}$  is HIGH means that the card is present;  $\overline{OFF}$  = LOW while  $\overline{CMDVCC}$  is HIGH means that no card is present).

If the card is in the reader (which is the case if PRES or PRES is true), the system controller may start a card session by pulling CMDVCC LOW.

The following sequence then occurs (see Fig.5):

- CMDVCC is pulled LOW (t<sub>0</sub>)
- The voltage doubler is started (t<sub>1</sub> ~ t<sub>0</sub>)
- V<sub>CC</sub> rises from 0 to 5 V with a controlled slope  $(t_2 = t_1 + \frac{1}{2}3T)$  (I/O, AUX1 and AUX2 follow V<sub>CC</sub> with a slight delay)
- I/O, AUX1 and AUX2 are enabled  $(t_3 = t_1 + 4T)$
- CLK is applied to the C3 contact (t<sub>4</sub>)
- RST is enabled ( $t_5 = t_1 + 7T$ ).


In the timing informations above and below, T is 64 times the period of the internal oscillator, about 25  $\mu s.$ 

The clock may be applied to the card in the following way:

 Set RSTIN HIGH before setting CMDVCC LOW and reset it LOW between t<sub>3</sub> and t<sub>5</sub>; CLK will start at this moment. RST will remain LOW until t<sub>5</sub>, where RST is enabled to be the copy of RSTIN. After t<sub>5</sub>, RSTIN has no further action on CLK. This is to allow a precise count of CLK pulses before toggling RST.

If this feature is not needed, then  $\overline{CMDVCC}$  may be set LOW with RSTIN LOW. In this case, CLK will start at  $t_3$  and after  $t_5$ , RSTIN may be set HIGH in order to get the Answer To Request (ATR) from the card.

# TDA8004T



#### Active state

When the activation sequence is completed, the TDA8004T will be in the active state. Data is exchanged between the card and the microcontroller via the I/O lines. The TDA8004T is designed for cards without  $V_{PP}$  (this is the voltage required to program or erase the internal non-volatile memory).

Depending on the layout and on the application test conditions (for example with an additional 1 pF cross capacitance between C2/C3 and C2/C7) it is possible that C2 is polluted with high frequency noise from C3. In this case, it will be necessary to connect a 220 pF capacitance between C2 and CGND.

It is recommended to:

- 1. Keep track C3 as far as possible from other tracks
- Have straight connection between CGND and C5 (the 2 capacitors on C1 should be connected to this ground track)
- 3. Avoid ground loops between CGND, PGND and GND
- 4. Decouple  $V_{DDP}$  and  $V_{DD}$  separately; if the 2 supplies are the same in the application, then they should be connected in star on the main track.

With all these layout precautions, noise should be at an acceptable level and jitter on C3 should be less than 100 ps. Refer to *Application Note AN97036* for specimen layouts


#### **Deactivation sequence**

When a session is completed, the microcontroller sets the  $\overline{CMDVCC}$  line to the HIGH state. The circuit then executes an automatic deactivation sequence by counting the sequencer back and ends in the inactive state (see Fig.6):

- RST goes LOW  $\rightarrow$  (t<sub>11</sub> = t<sub>10</sub>)
- CLK is stopped LOW  $\rightarrow$  (t<sub>12</sub> = t<sub>11</sub> +  $\frac{1}{2}$ T)
- I/O, AUX1 and AUX2 are output into high-impedance state  $\rightarrow$  (t<sub>13</sub> = t<sub>11</sub> + T); 10 k $\Omega$  pull-up resistor connected to V<sub>CC</sub>
- $V_{CC}$  falls to zero  $\to$  (t\_{14} = t\_{11} +  $1'_2 3T$ ); the deactivation sequence is completed when  $V_{CC}$  reaches its inactive state
- VUP falls to zero  $\rightarrow$  (t<sub>15</sub> = t<sub>11</sub> + 5T) and all card contacts become low-impedance to GND; I/OUC, AUX1UC and AUX2UC remain pulled up to V<sub>DD</sub> via a 10 k $\Omega$  resistor.

TDA8004T

### IC card interface



#### Fault detection

The following fault conditions are monitored by the circuit:

- Short-circuit or high current on V<sub>CC</sub>
- Removing card during transaction
- V<sub>DD</sub> dropping
- Overheating.

There are two different cases (see Fig.7):

- 1. CMDVCC HIGH: (outside a card session) then,  $\overline{OFF}$  is LOW if the card is not in the reader and HIGH if the card is in the reader. A supply voltage drop on V<sub>DD</sub> is detected by the supply supervisor, generates an internal power-on reset pulse, but don't act upon  $\overline{OFF}$ . The card is not powered-up, so no short-circuit or overheating is detected.
- 2. CMDVCC LOW: (within a card session) then,  $\overline{OFF}$  falls LOW if the card is extracted, or if a short-circuit has occurred on V<sub>CC</sub>, or if the temperature on the IC has become too high. As soon as the fault is detected, an emergency deactivation is automatically performed (see Fig.8).


When the system controller sets  $\overline{\text{CMDVCC}}$  back to HIGH, it may sense  $\overline{\text{OFF}}$  again in order to distinguish between a hardware problem or a card extraction. If a supply voltage drop on V<sub>DD</sub> is detected whilst the card is activated, then an emergency deactivation will be performed, but  $\overline{\text{OFF}}$  remains HIGH.


Depending on the type of card presence switch within the connector (normally closed or normally open) and on the mechanical characteristics of the switch, a bouncing may occur on presence signals at card insertion or withdrawal.

There is no debounce feature in the device, so the software has to take it into account; however, the detection of card take off during active phase, which initiates an automatic deactivation sequence is done on the first true/false transition on PRES or PRES and is memorized until the system controller sets CMDVCC HIGH.

So, the software may take some time waiting for presence switches to be stabilized without causing any delay on the necessary fast and normalized deactivation sequence.

# TDA8004T





#### V<sub>CC</sub> regulator

V<sub>CC</sub> buffer is able to deliver up to 65 mA continuously. It has an internal overload detection at approximately 90 mA.

This detection is internally filtered, allowing spurious current pulses up to 200 mA to be drawn by the card without causing a deactivation (the average current value must stay below 65 mA).

For V<sub>CC</sub> accuracy reasons, a 100 nF capacitor with ESR < 100 m $\Omega$  should be tied to CGND near pin 17 and a 100 nF (or better 220 nF) with same ESR should be tied to CGND near C1 contact.

### TDA8004T

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); notes 1 and 2.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	
V <sub>DD</sub> , V <sub>DDP</sub>	supply voltage		-0.3	+7	V
V <sub>n1</sub>	voltage on pins: XTAL1, XTAL2, RFU1, RSTIN, AUX2UC, AUX1UC, I/OUC, CLKDIV1, CLKDIV2, CMDVCC and OFF		-0.3	+7	V
V <sub>n2</sub>	voltage on card contact pins PRES, PRES, I/O, RST, AUX1, AUX2 and CLK		-0.3	+7	V
V <sub>n3</sub>	voltage on pin VUP, S1 and S2		-	9	V
T <sub>stg</sub>	IC storage temperature		-55	+125	°C
P <sub>tot</sub>	continuous total power dissipation	$T_{amb} = -25 \text{ to } +85 ^{\circ}\text{C}$	-	0.56	W
Tj	junction temperature		-	150	°C
V <sub>es1</sub>	electrostatic voltage on pins: I/O, RST, V <sub>CC</sub> , AUX1, CLK, AUX2, PRES and PRES		-6	+6	kV
V <sub>es2</sub>	electrostatic voltage on all other pins		-2	+2	kV

#### Notes

- 1. All card contacts are protected against any short with any other card contact.
- 2. Stress beyond these levels may cause permanent damage to the device. This is a stress rating only and functional operation of the device under this condition is not implied.

#### HANDLING

Every pin withstands the ESD test according to MIL-STD-883C class 3 for card contacts, class 2 for the remaining. Method 3015 (HBM; 1500  $\Omega$ ; 100 pF) 3 pulses positive and 3 pulses negative on each pin referenced to ground.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	70	K/W

# TDA8004T

#### CHARACTERISTICS

 $V_{DD}$  = 3.3 V;  $V_{DDP}$  = 5 V;  $T_{amb}$  = 25 °C; all parameters remain within limits but are only statistically tested for the temperature range;  $f_{XTAL}$  = 10 MHz; unless otherwise specified; all currents flowing into the IC are positive. When a parameter is specified as a function of  $V_{DD}$  or  $V_{CC}$ , it means their actual value at the moment of measurement.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Temperatu	re		•		1	-
T <sub>amb</sub>	ambient temperature		-25	-	+85	°C
Supplies		1	•			
V <sub>DD</sub>	supply voltage		2.7	-	6.5	V
V <sub>DDP</sub>	supply voltage for the voltage doubler		4.5	5	6.5	V
V <sub>o(VUP)</sub>	output voltage on pin VUP from step-up converter		-	5.5	-	V
V <sub>i(VUP)</sub>	input voltage to be applied on VUP in order to block the step-up converter		7	-	9	V
I <sub>DD</sub>	supply current	inactive mode	-	-	1.2	mA
		active mode; $f_{CLK} = f_{XTAL}$ ; $C_L = 30 \text{ pF}$	-	-	1.5	mA
I <sub>P</sub>	supply current for the step-up	inactive mode	-	-	0.1	mA
	converter	active mode; $f_{CLK} = f_{XTAL}$ ; $C_L = 30 \text{ pF}$				
		$I_{\rm CC} = 0$	-	-	18	mA
		I <sub>CC</sub> = 65 mA	-	-	150	mA
V <sub>th2</sub>	threshold voltage on $V_{DD}$ (falling)		2.2	_	2.4	V
V <sub>hys(th2)</sub>	hysteresis on V <sub>th2</sub>		50	-	150	mV
t <sub>W</sub>	width of the internal ALARM pulse		6	-	20	ms
Card suppl	y voltage (V <sub>CC</sub> ); note 1					
V <sub>CC</sub>	output voltage including ripple	inactive mode	-0.1	-	+0.1	V
		inactive mode; $I_{CC} = 1 \text{ mA}$	-0.1	-	+0.4	V
		active mode;  I <sub>CC</sub>   < 65 mA DC	4.75	-	5.25	V
		active mode; single current pulse of –100 mA; 2 μs	4.65	-	5.25	V
		active mode; current pulses of 40 nAs with $ I_{CC}  < 200$ mA; t < 400 ns;	4.65	-	5.25	V
V <sub>i(ripple)(p-p)</sub>	peak-to-peak ripple voltage on $V_{CC}$	20 kHz f 200 MHz≤	_	-	350	mV
I <sub>CC</sub>	output current	from 0 to 5 V;	-	-	65	mA
		V <sub>CC</sub> short-circuit to ground	-	-	120	mA
SR	slew rate	up and down	0.11	0.17	0.22	V/µs

# TDA8004T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Crystal con	nections (XTAL1 and XTAL2)			-1		1
C <sub>ext</sub>	external capacitance on XTAL1 and XTAL2	depending on specification of crystal or resonator used	-	-	15	pF
f <sub>i(XTAL)</sub>	crystal input frequency		2	-	26	MHz
V <sub>IH(XTAL)</sub>	HIGH-level input voltage on XTAL1		0.8V <sub>DD</sub>	-	V <sub>DD</sub> + 0.2	V
V <sub>IL(XTAL)</sub>	LOW-level input voltage on XTAL1		-0.3	-	$0.2V_{DD}$	V
Data lines (	I/O, I/OUC, AUX1, AUX2, AUXUC1 an	d AUXUC2)				
GENERAL						
t <sub>d(edge)</sub>	delay between falling edge on pins I/OUC and I/O (or I/O and I/OUC) and width of active pull-up pulse		_	200	_	ns
f <sub>I/O(max)</sub>	maximum frequency on data lines		-	-	1	MHz
Ci	input capacitance on data lines		-	-	10	pF
DATA LINES;	I/O, AUX1 and AUX2 (with 10 k $\Omega$ pull	-UP RESISTOR CONNECTED TO	/ <sub>CC</sub> )			
V <sub>OH</sub>	HIGH-level output voltage on data	no DC load	0.9V <sub>CC</sub>	_	V <sub>CC</sub> + 0.1	V
	lines	I <sub>OH</sub> = -40 μA	0.75V <sub>CC</sub>	-	V <sub>CC</sub> + 0.1	V
V <sub>OL</sub>	LOW-level output voltage on data lines	I = 1 mA	-	-	300	mV
V <sub>IH</sub>	HIGH-level input voltage on data lines		1.8	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	LOW-level input voltage on data lines		-0.3	-	+0.8	V
Vinactive	voltage on data lines outside a	no load	-	-	0.1	V
	session	I <sub>I/O</sub> = 1 mA	-	-	0.3	V
I <sub>edge</sub>	current from data lines when active pull-up active	$V_{OH} = 0.9V_{CC}; C_o = 80 \text{ pF}$	-1	-	-	mA
1 <sub>LIH</sub>	input leakage current HIGH on data lines	V <sub>IH</sub> = V <sub>CC</sub>	-	-	10	μA
IIL	LOW-level input current on data lines	V <sub>IL</sub> = 0 V	-	-	600	μA
R <sub>pu(int)</sub>	internal pull-up resistance between data lines and $V_{CC}$		9	11	13	kΩ
t <sub>r</sub> , t <sub>f</sub>	input transition times on data lines	from V <sub>IL(max)</sub> to V <sub>IH(min)</sub>	-	_	1	μs
	output transition times on data lines	$C_o = 80 \text{ pF}$ , no DC load; 10% to 90% of V <sub>CC</sub> (see Fig.9)	_	-	0.1	μs
DATA LINES;	I/OUC, AUX1UC AND AUX2UC (WITH 1	$0~{ m k}\Omega$ pull-up resistor conne	CTED TO V	) (ac		
V <sub>OH</sub>	HIGH-level output voltage on data	no DC load	0.9V <sub>DD</sub>	_	V <sub>DD</sub> + 0.2	V
	lines	I <sub>OH</sub> = -40 μA	0.75V <sub>DD</sub>	_	V <sub>DD</sub> + 0.2	
V <sub>OL</sub>	LOW-level output voltage on data lines	I <sub>OL</sub> = 1 mA	-	-	300	mV

# TDA8004T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>IH</sub>	HIGH-level input voltage on data lines		0.7V <sub>DD</sub>	-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	LOW-level input voltage on data lines		0	-	0.3V <sub>DD</sub>	V
I <sub>LIH</sub>	input leakage current HIGH on data lines	$V_{IH} = V_{DD}$	-	-	10	μA
IIL	LOW-level input on data lines	V <sub>IL</sub> = 0 V	-	-	600	μA
R <sub>pu(int)</sub>	internal pull-up resistance between data lines and V <sub>DD</sub>		9	11	13	kΩ
t <sub>r</sub> , t <sub>f</sub>	input transition times on data lines	from V <sub>IL(max)</sub> to V <sub>IH(min)</sub>	-	-	1	μs
	output transition times on data lines	$C_o = 30 \text{ pF}; 10\% \text{ to } 90\%$ of V <sub>DD</sub> (see Fig.9)	-	-	0.1	μs
Internal osc	illator		•	•		
f <sub>osc(int)</sub>	frequency of internal oscillator		2.2	-	3.2	MHz
	ut to the card (RST)			•	•	
V <sub>o(inactive)</sub>	output voltage in inactive mode	no load	0	-	0.1	V
		I <sub>o</sub> = 1 mA	0	_	0.3	V
t <sub>d(RSTIN-RST)</sub>	delay between pins RSTIN and RST	RST enabled	_	-	2	μs
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 200 μA	0	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -200 μA	0.9V <sub>CC</sub>	-	V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	rise and fall times	C <sub>o</sub> = 250 pF	_	-	0.1	μs
Clock outpu	it to the card (CLK)			•		
V <sub>o(inactive)</sub>	output voltage in inactive mode	no load	0	_	0.1	V
		I <sub>o</sub> = 1 mA	0	-	0.3	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 200 μA	0	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -200 μA	0.9V <sub>CC</sub>	-	V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	rise and fall times	C <sub>L</sub> = 35 pF; note 2	_	-	8	ns
δ	duty factor (except for f <sub>XTAL</sub> )	C <sub>L</sub> = 35 pF; note 2	45	-	55	%
SR	slew rate (rise and fall)	C <sub>L</sub> = 35 pF	0.2	-	-	V/ns
Logic input	s (CLKDIV1, CLKDIV2, PRES, PRES	, CMDVCC, RSTIN and RFL	<b>J1);</b> note 3	•		
V <sub>IL</sub>	LOW-level input voltage		_	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	_	V
	input leakage current LOW	$0 < V_{IL} < V_{DD}$	-	-	5	μA
I <sub>LIH</sub>	input leakage current HIGH	$0 < V_{IH} < V_{DD}$	-	-	5	μA
	(OFF is an open drain with an inter	hal 20 k $\Omega$ pull-up resistor t	o V <sub>DD</sub> )		,	
V <sub>OL</sub>	LOW-level output voltage	$I_{OL} = 2 \text{ mA}$	_	_	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -15 μA	0.75V <sub>DD</sub>	_	-	V
Protections		· ·		1	I	1
T <sub>sd</sub>	shut-down temperature		_	135	-	°C
I <sub>CC(sd)</sub>	shut-down current at V <sub>CC</sub>			1	110	mA


## TDA8004T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing		•	•		•	
t <sub>act</sub>	activation sequence duration	see Fig.5	-	180	220	μs
t <sub>de</sub>	deactivation sequence duration	see Fig.6	60	80	100	μs
t <sub>3</sub>	start of the window for sending CLK to the card	see Fig.5	-	-	130	μs
t5	end of the window for sending CLK to the card	see Fig.5	140	-	_	μs

#### Notes

1. To meet these specifications V<sub>CC</sub> should be decoupled to CGND using two ceramic multilayer capacitors of low ESR with values of either 100 nF or one 100 nF and one 220 nF.

- 2. The transition times and duty factor definitions are shown in Fig.9;  $\delta = \frac{t_1}{(t_1 + t_2)}$
- 3. PRES and CMDVCC are active LOW; RSTIN and PRES are active HIGH; for CLKDIV1 and CLKDIV2 see Table 1; RFU1 must be tied HIGH.



#### **APPLICATION INFORMATION**


V<sub>DD</sub> for the TDA8004T must be the same as for the microcontroller and CLKDIV1, CLKDIV2, RSTIN, PRES, PRES, AUX1UC, AUX2UC, I/OUC, RFU1, CMDVCC and OFF should be referenced to V<sub>DD</sub> and XTAL1 also when driven by an external clock.

For optimum layout be sure that there is enough ground area around the TDA8004T and the connector. Place the TDA8004T very near to the connector, ideally under the connector, and decouple  $V_{DD}$  and  $V_{DDP}$  properly.

Refer to AN97036 for further application information for proper implementation of the TDA8004T.


TDA8004T

### IC card interface



### TDA8004T

#### PACKAGE OUTLINE



OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT136-1	075E06	MS-013				<del>97-05-22</del> 99-12-27

## TDA8004T

#### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

# TDA8004T

#### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
FACKAGE	WAVE	REFLOW <sup>(1)</sup>		
BGA, SQFP	not suitable	suitable		
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable		
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable		
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable		

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### DEFINITIONS

nt.
shed later.

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

# TDA8004T

NOTES

# TDA8004T

NOTES

# TDA8004T

NOTES

# Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

© Philips Electronics N.V. 1999

545004/25/02/pp24

Date of release: 1999 Dec 30

Document order number: 9397 750 06034

**SCA 68** 

Let's make things better.







Tel. +381 11 62 5344, Fax.+381 11 63 5777

Internet: http://www.semiconductors.philips.com