# Dual Synchronous Buck PWM Controllers and One Linear Controller 

## Features

- Two Synchronous Buck Converters and a Linear Regulator
- VIN range up to 12 V
- Input Power Supplies Require 12 V and 5 V or use 12 V to generate a Shunt Regulator 5.8 V
- $\quad 0.6 \mathrm{~V}$ Reference for VOUT1 and VOUT3 with $0.8 \%$ accurate
- 3.3V Reference for VOUT2 with $0.8 \%$ accurate
- Buffered VTT Reference Output
- Three Outputs have Independent Soft-Start and Enable
- Internal 300 kHz Oscillator and Programmable Frequency range from 70 kHz to 800 kHz
- Synchronous Switching Frequency
- DDR mode or Independent Mode Selection
- Phase Shift Selection
- Power Good Function
- $\quad$ Short-Circuit Protection for VOUT1 and VOUT2
- Thermally Enhanced TSSOP-24 and QFN-32 Package
- Lead Free Available (RoHS Compliant)


## Applications

- Graphic Cards
- DDR memory Power Supplies
- Low-Voltage Distributed Power Supplies


## General Description

The APW7066 has two synchronous buck PWM controllers and one linear controller with high precision internal references voltage to offer accurate outputs. The PWM controllers are designed to drive two N-channel MOSFETs in synchronous buck topology, and the linear controller drives an external N -channel MOSFET. The device requires 12 V and 5 V power supplies, if the 5 V supply is not available, VCC12 can offer an optional shunt regulator 5.8 V for 5V supply.

All outputs have independent soft-start and enable functions by SS/EN pins to control. Connect a capacitor from each SS/EN pin to the ground for setting the soft-start time, and pulling the SS/EN pin below 1 V to disable regulator. Pull the SS2/EN2 to VCC, enter the DDR mode, the SS1/EN1 controls both VOUT1 and VOUT2, and allows VOUT2 to track VOUT1. It also offers the phase shift function by REFOUT pin to select the phase shift between VOUT1 and VOUT2 in DDR mode or Independent mode. When all SS/EN pins exceed 3.3 V and no faults are detected, the PGOOD pin goes high to indicate the regulators are ready. If any of the SS/EN pins goes below 3.2 V or any of the outputs has a fault condition, the PGOOD pin will be pulled low.

The internal oscillator is nominally 300 kHz (keep the FS/SYNC pin open or short to GND), and it offers the programmable frequency function from 70 kHz to 800 kHz ; connecting a resistor from FS/SYNC to VCC to decrease the frequency, conversely, connect a resistor from FS/SYNC to GND to increase the frequency. The IC also provides the synchronous frequency function. Connect the LGATE signal of another converter to FS/SYNC pin; forcing the switching frequency to follow

[^0]
## General Description (Cont.)

the external clock. The possible synchronous frequency is from 150 kHz to 800 kHz . There is no Rds(on) sensing or under-voltage sensing on APW7066. However, it provides a simple short-circuit protection by monitoring theCOMP1 andCOMP2 forover-voltage. When any of two pins exceeds their trip point and the condition persists for 1-2 internal clock cycle (3-6us at 300 kHz ), then it will shut down all regulators.

## Pin Description




## Ordering and Marking Information

| APW7066 |  | ```Package Code R:TSSOP-P * Operating Ambient Temp. C:0 to }70\mp@subsup{}{}{\circ}\textrm{C Handling Code TU : Tube TY : Tray (for QFN only) Lead Free Code L : Lead Free Device``` | QA: QFN-32 e <br> TR: Tape \& Reel <br> Blank: Original Device |
| :---: | :---: | :---: | :---: |
| APW7066 R : | (5) $\begin{aligned} & \text { APW7XX } \\ & \text { XX }\end{aligned}$ | XXXXX - Date Code |  |
| APW7066 QA |  | XXXXX - Date Code |  |

Note: ANPEC lead-free products contain molding compounds/die attach materials and $100 \%$ matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

## Block Diagram



## Absolute Maximum Ratings

| Symbol | Parameter | Rating | Unit |
| :---: | :--- | :---: | :---: |
| VCC12 | VCC12 to GND | -0.3 to 15 | V |
| VCC, separate supply | VCC, separate supply | -0.3 to 5.5 | V |
| VCC, shunt regulator | VCC, shunt regulator to GND | -0.3 to 6 | V |
| UGATE1, UGATE2, <br> BOOT1, BOOT2 | UGATE1, UGATE2, BOOT1, BOOT2 to GND | -0.3 to 30 | V |
| LGATE1, LGATE2, <br> DRIVE3 | LGATE1, LGATE2, DRIVE3 to GND | -0.3 to 15 | V |
| FS/SYNC | FS/SYNC to GND | -0.3 to 15 | V |
| REFIN, REFOUT, <br> PGOOD, VREF | REFIN, REFOUT, PGOOD, VREF to GND | -0.3 to VCC | V |
| FB1, COMP1, FB2, <br> COMP2, FB3 | FB1, COMP1, FB2, COMP2, FB3 to GND | -0.3 to VCC | V |
| SS1/EN1, SS2/EN2, <br> SS3/EN3 | SS1/EN, SS2/EN2, SS3/EN3 to GND | -0.3 to VCC | V |
| PGND | PGND to GND | -0.3 to +0.3 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (Soldering, 10sec) | 260 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

Operating Conditions: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc} 12}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY POWER |  |  |  |  |  |
| Input Supply Current (Quiescent) | VCC; outputs disabled |  | 4 |  | mA |
|  | VCC12; outputs disabled |  | 6 |  | mA |
| Input Supply Current (Dynamic) | VCC12; UGATEs, LGATEs CL = 1nF, 300KHz |  | 50 |  | mA |
|  | VCC; UGATEs, LGATEs CL = 1nF, 300 KHz |  | 7 |  | mA |
| Shunt Regulator Output Voltage | 20mA current; ~Equivalent to $300 \Omega$ resistor VCC to 12V | 5.6 | 5.8 | 6.0 | V |
| Shunt Regulator Current | $300 \Omega$ resistor VCC to 12V |  | 20 | 60 | mA |

## Electrical Characteristics (Cont.)

Operating Conditions: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 12}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY POWER |  |  |  |  |  |
| Power-On Reset Threshold | VCC Rising | 4.15 | 4.23 | 4.4 | V |
|  | VCC Falling | 3.9 | 4.0 | 4.15 | V |
|  | VCC12 Rising | 7.55 | 7.8 | 8 | V |
|  | VCC12 Falling | 7.1 | 7.3 | 7.55 | V |
| SYSTEM ACCURACY |  |  |  |  |  |
| Outputs 1 and 3 Reference Voltage |  |  | 0.6 |  | V |
| Output 2 Reference Voltage |  |  | 3.3 V |  |  |
| Outputs 1 and 2 System Accuracy |  | -0.8 |  | 0.8 | \% |
| Output 3 System Accuracy |  | -0.8 |  | 0.8 | \% |
| OSCILLATOR |  |  |  |  |  |
| Accuracy |  | -20 |  | 20 | \% |
| Frequency | FS/SYNC pin open | 240 | 300 | 360 | KHz |
| Adjustment Range | FS/SYNC pin: resistor to GND; resistor to VCC12 | 70 |  | 800 | KHz |
| Sawtooth Amplitude |  |  | 2.1 |  | V |
| Duty-Cycle Range |  | 0 |  | 85 | \% |
| ERROR AMPLIFIER (OUT1 and OUT2) |  |  |  |  |  |
| Open-Loop Gain | $\mathrm{RL}=10 \mathrm{k} \Omega$ to ground |  | 85 |  | dB |
| Open-Loop Bandwidth | $\mathrm{CL}=100 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ to ground |  | 15 |  | MHz |
| Slew Rate | $\mathrm{CL}=100 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ to ground |  | 4 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| EA Offset | COMP1/2 to FB1/2; compare to internal VREF/REFIN |  | 2 |  | mV |
| Maximum Output Voltage | $R L=10 \mathrm{k} \Omega$ to ground; (may trip short-circuit) |  | VCC |  | V |
| Output High Source Current | COMP1/2, VCOMP=2V |  | -50 |  | mA |
| Output Low Sink Current | COMP1/2, VCOMP=2V |  | 45 |  | mA |
| PROTECTION AND MONITOR |  |  |  |  |  |
| Under-Voltage Threshold (COMP1 and COMP2) | Causes PGOOD to go low; if there for a filter time, implies the COMP pin(s) is out-of-range, and shuts down IC |  | 3.3 |  | V |
| UV filter time | Based on internal oscillator clock frequency (nominal $300 \mathrm{kHz}=3.3 \mu \mathrm{~s}$ clock period) | 1 |  | 2 | Clock pulses |
| PGOOD Low Voltage | IPGOOD = 2mA |  | 0.1 | 0.3 | V |
| LINEAR REGULATOR (OUT3) |  |  |  |  |  |
| EA Offset | DRIVE3 to FB3; compare to internal VREF |  | 2 |  | mV |
| DRIVE3 High Output Voltage |  |  | VCC12 |  |  |

## Electrical Characteristics (Cont.)

Operating Conditions: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 12}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LINEAR REGULATOR (OUT3) |  |  |  |  |  |
| DRIVE3 High Output Source Current |  |  | 1.5 |  | mA |
| DRIVE3 Low Output Sink Current |  |  | 2.5 |  | mA |
| VREF |  |  |  |  |  |
| Output Voltage | 1.1 $\mu \mathrm{F}$ max capacitance |  | 3.3 |  | V |
| Output Accuracy |  | -0.8 |  | +0.8 | \% |
| Source Current |  |  |  | 2.0 | mA |
| REFOUT (VTTREF) |  |  |  |  |  |
| Output Voltage | Determined by REFIN voltage | 0.6 |  | 3.3 | V |
| Offset Voltage |  | -10 |  | +10 | mV |
| Source Current |  | 0.2 |  | 20 | mA |
| Sink Current |  |  |  | 0.48 | mA |
| Output Capacitance |  |  | 0.1 |  | $\mu \mathrm{F}$ |
| Output High Voltage Minimum | To select 0 degree phase; see Table 1 |  | 3.8 | VCC | V |

## ENABLE/SOFTSTART (SS/EN 1,2,3)

| Enable Threshold | EN Rising |  | 1.05 |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  | EN falling |  | 0.95 |  |  |
| Soft-Start Current |  |  | -30 |  | $\mu \mathrm{~A}$ |
| Soft-Start High Voltage | End of ramp |  | 3.5 |  | V |
| Output High Voltage | To select DDR mod; see Table 1 |  | 3.8 | VCC | V |
| FS/SYNC PLL |  | 150 |  | 800 | KHz |
| Frequency range of Lock-in |  |  | 12 | V |  |
| High Voltage | (from LG pin of another IC, for <br> example) |  |  |  |  |

## GATE DRIVERS

| Output1 GATE Driver Source | UGATE1, LGATE1=3V, BOOT=12V |  | 1.8 |  | A |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Output2 GATE Driver Source | UGATE2, LGATE2=3V, BOOT=12V |  | 1 |  | A |
| Output1 GATE Driver Sink | UGATE1, LGATE1=3V, BOOT=12V |  | 2.5 |  | $\Omega$ |
| Output2 GATE Driver Sink | UGATE2, UGATE2=3V, BOOT=12V |  | 4 |  | $\Omega$ |
| Output Voltage | UGATE1, UGATE2 |  |  | 30 | V |
| Output Voltage | LGATE1, LGATE2 |  | 12 |  | V |

Typical Application Circuit


## Typical Application Circuit (Cont.)



## Function Pin Descriptions

## VCC

Power supply input pin. Connect a nominal 5V power supply to this pin for the control circuit, or connect a resistor (nominally $300 \Omega$ ) to VCC12 for a shunt regulator function (typical 5.8 V ). It is recommended that a decoupling capacitor ( 1 to 10 uF ) is connected to the GND for noise decoupling.

## GND

This pin is the signal ground pin. The metal thermal pad under the package is the IC substrate; connects the GND pin and metal thermal pad together on the board, and ties to the good GND plane for electrical and thermal conduction.

## VCC12

Power supply input pin. Connect a nominal 12V power supply to this pin for the gate driver. It is recommended that a decoupling capacitor ( 1 to 10 uF ) is connected to the GND for noise decoupling.

## PGND

This pin is the power ground pin for the gate driver and linear driver circuit. It should be tied to the GND.

## FB1, FB2, FB3

These pins are the inverting inputs of the error amplifiers of their respective regulators. They are used to set the output voltage and the compensation components.

## SS1/EN1, SS2/EN2, SS3/EN3

These pins provide two functions. Connect a capacitor to the GND for setting the soft-start time. Use an open drain logic signal to pull the SS/EN pin low to disable the respective output, leave open to enable the respective output.

## COMP1, COMP2

These pins are the outputs of error amplifiers of their respective regulators. They are used to set the compensation components.

## UGATE1,UGATE2

These pins provide the gate driver for the upper MOSFETs of VOUT1 and VOUT2.
LGATE1, LGATE2
These pins provide the gate driver for the lower MOSFETs of VOUT1 and VOUT2.

## BOOT1, BOOT2

These pins provide the bootstrap voltage to the gate driver for driving the upper MOSFETs. It can be connected to a power voltage directly, but the difference voltage between the BOOT and VIN must be high enough to drive the upper MOSFETs.

## REFIN

This pin is the reference input voltage of error amplifier of the VOUT2. It also provides the voltage into a buffer, which is out on the REFOUT pin.

## REFOUT

This pin provides a buffed voltage, which is from REFIN pin. In Independent mode, it can be used by other ICs. In DDR mode, it is from the VOUT1, and can be used as the VTT buffer.

This pin also uses to select the phase shift (see table1). When this pin pulls to VCC, the buffer is disabled and the REFOUT is not available for use. It is recommended that a 0.1 uF capacitor is connected to the ground for stability.
VREF
This pin provides a 3.3V reference voltage, which can be used by the REFIN pin or other ICs as a voltage reference. It is recommended that a 1 uF capacitor is connected to ground for stability.

## DRIVE3

This pin drives the gate of an external N -channel MOSFET for linear regulator.

## PGOOD

This pin is an open drain device; connect a pull up resistor to the VCC for PGOOD function.

## FS/SYNC

This pin is used to adjust the switching frequency. Connecting a resistor from FS/SYNC pin to the ground increases the switching frequency. Conversely, connecting a resistor from this pin to the VCC12 reduces the switching frequency. In addition, this pin also provides synchronous frequency function. An external clock can be fed into this pin, and force the switching frequency to follow the external clock.

## Typical Characteristics



Time ( $5 \mathrm{~ms} / \mathrm{div}$ )

Time( $5 \mathrm{~ms} / \mathrm{div}$ )



Time( $5 \mathrm{~ms} /$ div)

VREF Power Up


Time ( $5 \mathrm{~ms} / \mathrm{div}$ )

## Typical Characteristics (Cont.)




## Typical Characteristics (Cont.)



PGOOD High


Time(5ms/div)

Phase Shift 180 degrees


PGOODLow


## Typical Characteristics (Cont.)



VOUT1 Load Transient


Time(20us/div)

VOUT1 Short Circuit Protection


VOUT2 Load Transient


Time(20us/div)

## Typical Characteristics (Cont.)


UG1 Falling



UG1 Rising


Time(50ns/div)

UG2 Rising


Time(50ns/div)

## Typical Characteristics (Cont.)




PGOOD Sink Current vs. PGOOD Voltage


VREF Voltage vs. Source Current


## Typical Characteristics (Cont.)



UG1 Source Current vs. Voltage



LG1 Source Current vs. Voltage


## Typical Characteristics (Cont.)




LG2 Sink Current vs. Voltage


LG2 Source Current vs. Voltage


## Typical Characteristics (Cont.)



DRIVE3 Source Current vs. Voltage


Shunt Regulator Sink Current vs. Voltage


## Typical Characteristics (Cont.)






## Function Descriptions

## Operational Modes

The APW7066 has two independent synchronous buck converters, and it also has DDR mode operation to allow VOUT2 to track VOUT1.

In independent mode operation, connect a capacitor from each SS/EN pin to the ground to set each regulator's soft-start time. The 3.3V reference VREF can be used directly, or divided by two resistors for REFIN, since the VREF is controlled by the SS2/EN2.

DDR mode is chosen by connecting the SS2/EN2 pin to VCC(5V). In this mode, SS2/EN2 function will be disabled, SS1/EN1 is used to control soft start and enable both VOUT1 and VOUT2. The VOUT1 is used as the REFIN for the VOUT2, that makes VOUT2 to track VOUT1.


Figure 1. Independent Mode Circuit


Figure 2.DDR Mode Circuit

## Phase Shift

The APW7066 has phase shift function, use the REFOUT pin to select the phase shift between Independent mode and DDR mode. Connect the REFOUT to VCC to get the 0 degrees in either mode. In this case, the buffer of the REFOUT is disabled. Leave the REFOUT open shifts the phase 90 degrees in DDR mode, or 180 degrees in Independent mode, REFOUT can be used in this case ( see Table 1.).

| MDDE | SS2ena | REOV | REPN | PHASESHIT | $\mathrm{CH} 1 \mathrm{CH}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DDR | VCC | VOC | VOUT1 | 0deg | SS1/EN1 forCH1and CH 2 |
| DDR | VCC | Open | VOUT1 | 90 deg |  |
| Independent | Ss2cap | Voc | VRE | 0deg | SS1EN1 for CH1SS2EN for CH2 |
| Independent | Ss2cap | Open | VRE | 180 deg |  |

Table1.Mode and Phase Selection
The advantage of Phase shift is to avoid overlapping the switching current spikes of the two channels, or interaction between the channels; it also reduces the RMS current of the input capacitors, allowing fewer caps to be employed. However, the phase shift between the rising edge of LGATE1 and LGATE2 (See figure 3.), depending on the duty cycles, the falling edges of the two channels might overlap; so the user should check it.


Figure 3. Phase of LG2 with respect to rising edge of LG1

## Function Descriptions (Cont.)

## Soft-Start/Enable

The three SS/EN pins control the soft-start and enable or disable the controller. In Independent mode, the three regulators all have independent soft-start and enable functions. Connect a soft-start capacitor from each SS/EN pin to the GND to set the soft-start interval, and an open drain logic signal for each SS/EN pin will enable or disable the respective output.

Figure 4. Shows the soft-start interval. When both VCC and VCC12 reach their Power-On-Reset threshold 4.23 V and 7.8 V , a 30 uA current source starts to charge the capacitor. When the SS reaches the enabled threshold about 1 V , the internal 0.6 V reference starts to rise and follows the SS; the error amplifier output (COMP) suddenly raises to 1.1 V , which is the valley of the oscillator's triangle wave, leads the VOUT to start up. Until the SS reaches about 3.0V, the internal reference completes the soft-start interval and reaches to 0.6 V ; then VOUT1 is in regulation. The SS1 still rises to 3.5 V and then stops.


Figure 4. Soft-Start Interval

$$
\mathrm{T}_{\text {sott }- \text { start }}=\mathrm{t}_{2}-\mathrm{t}_{1}=\frac{\mathrm{C}_{\mathrm{Ss}}}{\mathrm{I}_{\mathrm{ss}}} \cdot 2 \mathrm{~V}
$$

Where:
Css = external Soft-Start capacitor
Iss = Soft-Start current $=30 \mu \mathrm{~A}$

## PGOOD

The PGOOD output is an open-drain device, when the VCC is present; the gate of open-drain device will be high, forcing the PGOOD pin to go low. The three SS/EN pins and the SCP signals control the PGOOD signal (see block diagram), after the three SS/EN signals are over threshold high 3.3 V and three outputs have no short-circuit, the PGOOD goes high to indicate all regulators are ready. If any of the SS/EN pins goes below threshold low 3.2 V , the PGOOD will go low. Also, if any of the outputs has a short, the PGOOD pull low and if short-circuit condition continues for 1-2 clock pulses, all regulators will shut down. If the short-circuit is not long enough to shut down, it may still cause PGOOD to go low momentarily.

Because the PGOOD is an open-drain device, the typical range of the value to connect a pull high resistor to VCC will be $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$; if PGOOD is not used, leave it open.

## Shunt Regulator

The APW7066 must have two power supplies VCC ( 5 V ) and VCC12 ( 12 V ) to drive the IC; VCC ( 5 V ) is for the control circuit and VCC12 (12V) is for the drivers of outputs. But it can also operate only VCC12, because the shunt regulator 5.8 V was designed for VCC (5V); the range of the shunt regulator was designed over the usual range 4.5 V to 5.5 V of typical 5 V power supplies.

Connect a resistor from VCC12 to VCC for shunt regulator and for the supply current. The input supply current of VCC is 7 mA ; minimum shunt regulator current is about 7 mA , and therefore the 20 mA shunt regulator current is enough; thus, the typical value, $300 \Omega$ of the resistor is recommended. The relation among minimun shunt regulator current, required shunt regulator current and supply current is:

## Function Descriptions (Cont.)

## PGOOD (Cont.)


Where:
Ishunt = Required Shunt Regulator Current Icc = Supply Current
Ishunt(min) $=$ Minimum Shunt Regulator Current


## Oscillator

The APW7066 provides the oscillator switching frequency adjustment. Connect a resistor from FS/SYNC pin to the ground, the nominally 300 kHz oscillator switching frequency is increased according to the value of the resistor. The adjustment range of the switching frequency is 300 kHz to 800 kHz .

Conversely, connecting a resistor from FS/SYNC pin to the VCC12 reduces the switching frequency.The adjustment range of the switching frequency is 70 kHz to 300 kHz .


Figure 5. FS/SYNC Resistance vs. Frequency

## SYNC

The switching frequency also can be synchronized to an external frequency. If there are two switching converters on the same board, taking the LGATE signal from another switching converter, go through a $10 \mathrm{k} \Omega$ resistor, and connecting to the FS/SYNC pin. The APW7066 will read another converter's frequency and after several milliseconds, the APW7066 will change to new frequency. If another converter's signal is lost, the APW7066 will return to internal oscillator. This allows the two switching converters for operating at the same frequency to avoid the interference from the independent frequencies between them. The acceptable frequency is a range of 150 kHz to 800 kHz .

## Short-Circuit Protection

The APW7066 has a simple short-circuit protection to monitor COMP1 and COMP2 for VOUT1/2. When output voltage has a short, the FB pin should start to follow output, since it is a resistor divider from the output. The FB is the inverting input of Error-Amp, when FB pin is lower than the Error-Amp reference, then the COMP will rise to increase the duty-cycle of the upper MOSFET gate driver, this allows output to get higher voltage. If the short-circuit condition is long enough, the COMP pin will exceed the trip point 3.3 V , and the duty circle will hit the maximum. This means that either Over-Current or Under-Voltage condition is detected. If any of the COMP1 and COMP2 exceeds their trip points, and holds over a filter time (1-2 clock cycle of switching frequency), then all regulators will shut down, and require a POR on either of VCC or VCC12 to restart. Note that the linear regulator has no short-circuit protection.

## Application Information

## Output Voltage Setting

The output voltage can be adjusted with a resistive divider, from output voltage to FB pin to the ground. Use 1\% or better resistors for these resistor dividers is recommended. The reference voltages of VOUT1 and VOUT3 are 0.6 V , the reference voltage of VOUT2 is REFIN voltage. The VREF voltage is for REFIN in independent mode. The following equations can be used to calculate the output voltage:

$$
\begin{aligned}
& \text { VOUT1 }=\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \times 0.6 \mathrm{~V} \\
& \text { VOUT2 }=\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \times \text { REFIN } \\
& \text { VOUT3 }=\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \times 0.6 \mathrm{~V} \\
& \text { REFIN }=\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 4}\right) \times \text { VOUT1 (DDR Mode) } \\
& \text { REFIN }=\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 4}\right) \times \text { VREF (Independent Mode) }
\end{aligned}
$$

Where:
R1 = resistor from VOUT to FB
R2 = resistor from FB to GND
R3 = resistor from VREF or VOUT1 to REFIN
R4 = resistor from REFIN to GND
Note that the R1 is part of the compensation. It should be conformed to the feedback compensation.

## Linear Regulator Input/Output Capacitor Selection

The input capacitor is chosen based on its voltage rating. Under load transient condition, the input capacitor will momentarily supply the required transient current. The output capacitor for the linear regulator is chosen to minimize any droop during load transient condition. In addition, the capacitor is chosen based on its voltage rating.

## Linear Regulator Input/Output MOSFET Selection

The maximum DRIVE3 voltage is determined by the VCC12. Since this pin drives an external N -channel MOSFET, therefore the maximum output voltage of the linear regulator is dependent upon the $\mathrm{V}_{\mathrm{Gs}}$.

Voutзмах $=$ VCC12 $-\mathrm{V}_{\mathrm{GS}}$
Another criteria is its efficiency of heat removal. The power dissipated by the MOSFET is given by:

Pdiss = lout $\times$ (VIN - VOUT3)
where lout is the maximum load current VOUT3 is the nominal output voltage

In some applications, heatsink might be required to help maintain the junction temperature of the MOSFET below its maximum rating.

## Linear Regulator Compensation Selection

The linear regulator is stable over all load current. However, the transient response can be further enhanced by connecting a RC network between the FB3 and DRIVE3 pin. Depending on the output capacitance and load current of the application, the value of this RC network is then varied. A good starting point for the resistor value is $6.8 \mathrm{k} \Omega$ and 470 pF for the capacitor.

## PWM Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with $-40 \mathrm{~dB} /$ decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP, FB and VOUT should be added. The compensation network is shown in Fig. 9.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$
\text { GAINLc }=\frac{1+s \times E S R \times \text { Cout }}{s^{2} \times L \times \text { Cout }+s \times E S R \times \text { Cout }+1}
$$

## Application Information (Cont.)

## PWM Compensation (Cont.)

The poles and zero of this transfer function are:

$$
\begin{aligned}
& \mathrm{FLC}=\frac{1}{2 \times \pi \times \sqrt{\text { L×Cout }}} \\
& \mathrm{F}_{\mathrm{ESR}}=\frac{1}{2 \times \pi \times \mathrm{ESR} \times \text { Cout }}
\end{aligned}
$$

The F Lc is the double poles of the LC filter, and FESR is the zero introduced by the ESR of the output capacitor.


Figure 6. The Output LC Filter


Figure 7. The LC Filter Gain \& Frequency
The PWM modulator is shown in Figure. 8. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:

$$
\text { GAINpwm }=\frac{\mathrm{V}_{\text {IN }}}{\Delta \mathrm{V}_{\text {osC }}}
$$



Figure 8. The PWM Modulator
The compensation circuit is shown in Figure 9. It provide a close loop transfer function with the highest zero crossover frequency and sufficient phase margin. The transfer function of error amplifier is given by:

$$
\begin{aligned}
& \text { GAIN }_{\text {AMP }}=\frac{V_{\text {CoMP }}}{V_{\text {out }}}=\frac{\frac{1}{\mathrm{sC} 1} / /\left(\mathrm{R} 2+\frac{1}{\mathrm{sC} 2}\right)}{\mathrm{R} 1 / /\left(\mathrm{R} 3+\frac{1}{\mathrm{sC} 3}\right)} \\
& =\frac{\mathrm{R} 1+\mathrm{R} 3}{\mathrm{R} 1 \times \mathrm{R} 3 \times \mathrm{C} 1} \times \frac{\left(\mathrm{s}+\frac{1}{\mathrm{R} 2 \times \mathrm{C} 2}\right) \times\left(\mathrm{s}+\frac{1}{(\mathrm{R} 1+\mathrm{R} 3) \times \mathrm{C} 3}\right)}{\mathrm{s}\left(\mathrm{~s}+\frac{\mathrm{C} 1+\mathrm{C} 2}{\mathrm{R} 2 \times \mathrm{C} 1 \times \mathrm{C} 2}\right) \times\left(\mathrm{s}+\frac{1}{\mathrm{R} 3 \times \mathrm{C} 3}\right)}
\end{aligned}
$$

The poles and zeros of the transfer function are:

$$
\begin{aligned}
& \mathrm{F}_{\mathrm{Z} 1}=\frac{1}{2 \times \pi \times \mathrm{R} 2 \times \mathrm{C} 2} \\
& \mathrm{~F}_{\mathrm{Z} 2}=\frac{1}{2 \times \pi \times(\mathrm{R} 1+\mathrm{R} 3) \times \mathrm{C} 3} \\
& \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \times \pi \times \mathrm{R} 2 \times\left(\frac{\mathrm{C} 1 \times \mathrm{C} 2}{\mathrm{C} 1+\mathrm{C} 2}\right)} \\
& \mathrm{F}_{\mathrm{P} 2}=\frac{1}{2 \times \pi \times \mathrm{R} 3 \times \mathrm{C} 3}
\end{aligned}
$$

## Application Information (Cont.)

## PWM Compensation (Cont.)



Figure 9. Compensation Network
The closed loop gain of the converter can be written as:

GAINlc x GAINpwm $x$ GAINamp
Figure 10. shows the asymptotic plot of the closed loop converter gain and the following guidelines will help to design the compensation network. Using the below guidelines should give a compensation similar to the curve plotted. A stable closed loop has a -20dB/ decade slope and a phase margin greater than 45 degree.
1.Choose a value for R1, uaually between 1 K and 5K.
2.Select the desired zero crossover frequency Fo:

$$
(1 / 5 \sim 1 / 10) \times F_{s}>F_{o}>F_{E S R}
$$

Use the following equation to calculate R2:

$$
\mathrm{R} 2=\frac{\Delta \mathrm{V}_{\text {osc }}}{\mathrm{V}_{\text {IN }}} \times \frac{\mathrm{Fo}_{0}}{\mathrm{~F}_{\mathrm{LC}}} \times \mathrm{R}_{1}
$$

3.Place the first zero $\mathrm{F}_{\mathrm{z} 1}$ before the output LC filter double pole frequency Fıc.
$\mathrm{F}_{\mathrm{Z} 1}=0.75 \times \mathrm{FLC}$
Calculate the C 2 by the equation:
$\mathrm{C} 2=\frac{1}{2 \times \pi \times R 2 \times \mathrm{F} L C \times 0.75}$
4.Set the pole at the ESR zero frequency FESR:
$\mathrm{F}_{\mathrm{P} 1}=\mathrm{F}_{\mathrm{ESR}}$
Calculate the C 1 by the equation:

$$
\mathrm{C} 1=\frac{\mathrm{C} 2}{2 \times \pi \times \mathrm{R} 2 \times \mathrm{C} 2 \times \mathrm{F}_{\text {ESR }}-1}
$$

5. Set the second pole $\mathrm{F}_{\mathrm{P} 2}$ at half the switching frequency and also set the second zero $\mathrm{F}_{72}$ at the output LC filter double pole FLc. The compensation gain should not exceed the error amplifier open loop gain, check the compensation gain at $\mathrm{F}_{\mathrm{P} 2}$ with the capabilities of the error amplifier.

$$
\mathrm{F}_{\mathrm{P} 2}=0.5 \mathrm{xFo}
$$

$\mathrm{F}_{\mathrm{z} 2}=\mathrm{F} \mathrm{Lc}$
Combine the two equations will get the following component calculations:

$$
\mathrm{R} 3=\frac{\mathrm{R} 1}{\frac{\mathrm{Fs}}{2 \times \mathrm{Fcc}}-1} \quad \mathrm{C} 3=\frac{1}{\pi \times \mathrm{R} 3 \times \mathrm{Fs}}
$$



Figure 10. Converter Gain \& Frequency

## Output Inductor Selection

The inductor value determines the inductor ripple current and affects the load transient response. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

IRIPPLE $=\frac{\text { VIN }- \text { Vout }}{\text { Fs } \times \text { L }} \times \frac{\text { Vout }^{V_{\text {IN }}}}{\text { I }}$
$\Delta V O U T=I$ IRPPLE $\times E S R$

## Application Information (Cont.)

## Output Inductor Selection (Cont.)

where Fs is the switching frequency of the regulator. Although increase the inductor value and frequency reduce the ripple current and voltage, but there is a tradeoff exists between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency (Fs) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFET and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately $30 \%$ of the maximum output current.

Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

## Output Capacitor Selection

Higher Capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore select high performance low ESR capacitors that are intended for switching regulator applications. In some applications, multiple capacitors have to be parallel to achieve the desired ESR value. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors are also must be considered. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

## Input Capacitor Selection

The input capacitor is chosen based on the voltage
rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately lout/2, where lout is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer. For high frequency decoupling, a ceramic capacitor $1 u F$ can be connected between the drain of upper MOSFET and the source of lower MOSFET.

## MOSFET Selection

The selection of the N -channel power MOSFETs are determined by the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, reverse transfer capacitance ( $\mathrm{C}_{\text {RSS }}$ ) and maximum output current requirement. The Iosses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following :

$$
\begin{aligned}
& P_{\text {UPPER }}=I_{\text {out }}(1+T C)\left(R_{\text {DS(ON })}\right) D+(0.5)\left(I_{\text {out }}\right)\left(\mathrm{V}_{\text {IN }}\right)\left(\mathrm{t}_{\text {sw }}\right) \mathrm{F}_{\mathrm{s}} \\
& P_{\text {LOWER }}=I_{\text {out }}(1+\mathrm{TC})\left(\mathrm{R}_{\text {DS(ON })}\right)(1-\mathrm{D})
\end{aligned}
$$

where $\mathrm{I}_{\text {OUT }}$ is the load current
TC is the temperature dependency of $R_{\text {DS(ON) }}$ $F_{s}$ is the switching frequency
$t_{\text {sw }}$ is the switching interval
D is the duty cycle
Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching internal, $\mathrm{t}_{\mathrm{sw}}$, is a function of the reverse transfer capacitance $\mathrm{C}_{\text {Rss }}$.

The $(1+T C)$ term is to factor in the temperature dependency of the $R_{\mathrm{DS}(\mathrm{ON})}$ and can be extracted from the "R $\mathrm{DS}_{\mathrm{DS}(\mathrm{ON})}$ vs Temperature" curve of the power MOSFET.

## Application Information (Cont.)

## Connecting One Input from Another Output

It can be connected one of the 3 outputs as the input voltage to the 2nd. In these cases the output current of the first output includes its own load current and the 2nd output's load current. Therefore, the components of the first output must be designed and sized for the both outputs. The soft-start of first output must be faster than the 2nd output. If the first output is not present when the 2nd output tries to start up, the 2nd output cannot get smooth and controlled output voltage rise, even cause short-circuit protection.

## Short Circuit Protection

The APW7066 provides a simple short circuit protection function, and it is not easy to predict its performance, since many factors can affect how well it works. Therefore, the limitations and suggestions of this method must be provided for users to understand how to work it well.

- The short circuit protection was not designed to work for the output in initial short condition. In this case, the short circuit protection may not work, and damage the MOSFETs. If the circuit still works, remove the short can cause an inductive kick on the phase pin, and it may damage the IC and MOSFETs.
- If the resistance of the short is not low enough to cause protection, the regulator will work as the load has increased, and continue to regulate up until the MOSFETs is damaged. The resistance of the short should include wiring, PCB traces, contact resistances, and all of the return paths.
- The higher duty cycle will give a higher COMP voltage level, and it is easy to touch the trip point. The compensation components also affect the response of COMP voltage; smaller caps may give a faster response.
- The output current has faster rising time during
short; the COMP pin will have a sharp rise. However, if the current rises too fast, it may cause a false trip. The output capacitance and its ESR can affect the rising time of the current during short.


## Layout Considerations

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 10. illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout :

- The metal plate of the bottom of the packages (TSSOP-24 and QFN-32) must be soldered to the PCB and connected to the GND plane on the backside through several thermal vias.
- Keep the switching nodes (UGATE, LGATE and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.
- The traces from the gate drivers to the MOSFETs (UG1, LG1, UG2, LG2, DRIVE3) should be short and wide.
- Decoupling capacitor, compensation component, the resistor dividers, boot capacitors, and SS capacitors should be close their pins.
- The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near the loads. The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.
- The drain of the MOSFETs (VIN and phase nodes) should be a large plane for heat sinking.


## Application Information (Cont.)



Figure 11. Layout Guidelines

## Packaging Information

TSSOP/ TSSOP-P (Reference JEDEC Registration MO-153)

(THERMALLY ENHANCED VARIATIONDS ONLY)

| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A |  | 1.2 |  | 0.047 |
| A1 | 0.00 | 0.15 | 0.000 | 0.006 |
| A2 | 0.80 | 1.05 | 0.031 | 0.041 |
| b | 0.19 | 0.30 | 0.007 | 0.012 |
| D | $\begin{aligned} & 6.4(\mathrm{~N}=20 \mathrm{PIN}) \\ & 7.7(\mathrm{~N}=24 \mathrm{PIN}) \\ & 9.6(\mathrm{~N}=28 \mathrm{PIN}) \end{aligned}$ | $\begin{aligned} & 6.6(\mathrm{~N}=20 \mathrm{PIN}) \\ & 7.9(\mathrm{~N}=24 \mathrm{PIN}) \\ & 9.8(\mathrm{~N}=28 \mathrm{PIN}) \end{aligned}$ | $\begin{aligned} & 0.252(\mathrm{~N}=20 \mathrm{PIN}) \\ & 0.303(\mathrm{~N}=24 \mathrm{PIN}) \\ & 0.378(\mathrm{~N}=28 \mathrm{PIN}) \end{aligned}$ | $\begin{aligned} & 0.260(\mathrm{~N}=20 \mathrm{PIN}) \\ & 0.311(\mathrm{~N}=24 \mathrm{PIN}) \\ & 0.386(\mathrm{~N}=28 \mathrm{PIN}) \end{aligned}$ |
| D1 | $\begin{aligned} & \text { 4.2 BSC }(\mathrm{N}=20 \mathrm{PIN}) \\ & \text { 4.7 BSC }(\mathrm{N}=24 \mathrm{PIN}) \\ & \text { 3.8 BSC }(\mathrm{N}=28 \mathrm{PIN}) \end{aligned}$ |  | 0.165 BSC $(\mathrm{N}=20 \mathrm{PIN})$$0.188 \mathrm{BSC}(\mathrm{N}=24 \mathrm{PIN})$$0.150 \mathrm{BSC}(\mathrm{N}=28 \mathrm{PIN})$ |  |
| e | 0.65 BSC |  | 0.026 BSC |  |
| E | 6.40 BSC |  | 0.252 BSC |  |
| E1 | 4.30 | 4.50 | 0.169 | 0.177 |
| E2 | $\begin{aligned} & \text { 3.0 BSC }(\mathrm{N}=20 \mathrm{PIN}) \\ & \text { 3.2 BSC }(\mathrm{N}=24 \mathrm{PIN}) \\ & \text { 2.8 BSC }(\mathrm{N}=28 \mathrm{PIN}) \end{aligned}$ |  | $\begin{aligned} & \text { 0.118 BSC }(\mathrm{N}=20 \mathrm{PIN}) \\ & \text { 0.127 BSC }(\mathrm{N}=24 \mathrm{PIN}) \\ & \text { 0.110 BSC }(\mathrm{N}=28 \mathrm{PIN}) \end{aligned}$ |  |
| L | 0.45 | 0.75 | 0.018 | 0.030 |
| L1 | 1.0 REF |  | 0.039REF |  |
| R | 0.09 |  | 0.004 |  |
| R1 | 0.09 |  | 0.004 |  |
| S | 0.2 |  | 0.008 |  |
| ¢1 | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| ¢2 | $12^{\circ} \mathrm{REF}$ |  | $12^{\circ} \mathrm{REF}$ |  |
| ¢3 | $12^{\circ} \mathrm{REF}$ |  | $12^{\circ} \mathrm{REF}$ |  |

## Packaging I nformation

QFN-32



| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A | - | 0.84 | - | 0.033 |
| A1 | 0.00 | 0.04 | 0.00 | 0.0015 |
| A3 | 0.20 REF. |  | 0.008 REF. |  |
| D | 4.90 | 5.10 | 0.192 | 0.200 |
| E | 4.90 | 5.10 | 0.192 | 0.200 |
| b | 0.18 | 0.28 | 0.007 | 0.011 |
| D2 | 3.50 | 3.60 | 0.138 | 0.142 |
| E2 | 3.50 | 3.60 | 0.138 | 0.142 |
| e | 0.500 BSC |  | 0.020 BSC |  |
| L | 0.35 | 0.45 | 0.014 | 0.018 |

## Physical Specifications

| Terminal Material | Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), $100 \%$ Sn |
| :--- | :--- |
| Lead Solderability | Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3. |

Reflow Condition (IR/Convection or VPR Reflow)


## Classification Reflow Profiles

| Profile Feature | Sn-Pb Eutectic Assembly | Pb-Free Assembly |
| :---: | :---: | :---: |
| Average ramp-up rate ( $T_{L}$ to $T_{P}$ ) | $3^{\circ} \mathrm{C} /$ second max. | $3^{\circ} \mathrm{C} /$ second max. |
| Preheat <br> - Temperature Min (Tsmin) <br> - Temperature Max (Tsmax) <br> - Time (min to max) (ts) | $\begin{gathered} 100^{\circ} \mathrm{C} \\ 150^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ | $\begin{gathered} 150^{\circ} \mathrm{C} \\ 200^{\circ} \mathrm{C} \\ 60-180 \text { seconds } \end{gathered}$ |
| Time maintained above: <br> Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) <br> - Time ( $\mathrm{t}_{\mathrm{L}}$ ) | $\begin{gathered} 183^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ | $\begin{gathered} 217^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ |
| Peak/Classificatioon Temperature (Tp) | See table 1 | See table 2 |
| Time within $5^{\circ} \mathrm{C}$ of actual Peak Temperature (tp) | 10-30 seconds | 20-40 seconds |
| Ramp-down Rate | $6^{\circ} \mathrm{C} /$ second max. | $6^{\circ} \mathrm{C} /$ second max. |
| Time $25^{\circ} \mathrm{C}$ to Peak Temperature | 6 minutes max. | 8 minutes max. |

Notes: All temperatures refer to topside of the package .Measured on the body surface.

## Classification Reflow Profiles(Cont.)

Table 1. SnPb Entectic Process - Package Peak Reflow Temperatures

| Package Thickness | Volume mm $^{3}$ <br> $<350$ | Volume $^{\mathbf{~ m m}}$ <br>  <br> $\mathbf{3}$ <br> $\geq 350$ |
| :---: | :---: | :---: |
| $<2.5 \mathrm{~mm}$ | $240+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |
| $\geq 2.5 \mathrm{~mm}$ | $225+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |

Table 2. Pb-free Process - Package Classification Reflow Temperatures

| Package Thickness | Volume $^{\mathbf{~ m m}}$ <br>  <br> $<\mathbf{3 5 0}$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $\mathbf{3 5 0 - 2 0 0 0}$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $\mathbf{2 0 0 0}$ |
| :---: | :---: | :---: | :---: |
| $<1.6 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ |
| $1.6 \mathrm{~mm}-2.5 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |
| $\geq 2.5 \mathrm{~mm}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |

*Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature $+0^{\circ} \mathrm{C}$. For example $260^{\circ} \mathrm{C}+0^{\circ} \mathrm{C}$ ) at the rated MSL level.

## Reliability Test Program

| Test item | Method | Description |
| :--- | :--- | :--- |
| SOLDERABILITY | MIL-STD-883D-2003 | $245^{\circ} \mathrm{C}, 5 \mathrm{SEC}$ |
| HOLT | MIL-STD-883D-1005.7 | $1000 \mathrm{Hrs} \mathrm{Bias} \mathrm{@} 125^{\circ} \mathrm{C}$ |
| PCT | JESD-22-B,A102 | $168 \mathrm{Hrs}, 100 \% \mathrm{RH}, 121^{\circ} \mathrm{C}$ |
| TST | MIL-STD-883D-1011.9 | $-65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 200 \mathrm{Cycles}$ |
| ESD | MIL-STD-883D-3015.7 | $\mathrm{VHBM}>2 \mathrm{KV}, \mathrm{VMM}>200 \mathrm{~V}$ |
| Latch-Up | JESD 78 | $10 \mathrm{~ms}, 1_{\mathrm{tr}}>100 \mathrm{~mA}$ |

## Carrier Tape \& Reel Dimensions



## Carrier Tape \& Reel Dimensions(Cont.)



| Application | A | B | C | J | T 1 | T 2 | W | P | E |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSSOP- 24 | $330 \pm 1$ | 100 ref | $13 \pm 0.5$ | $2 \pm 0.5$ | $16.4 \pm 0.2$ | $2 \pm 0.2$ | $16 \pm 0.3$ | $12 \pm 0.1$ | $1.75 \pm 0.1$ |
|  | F | D | D 1 | Po | P1 | Ao | Bo | Ko | t |
|  | $7.5 \pm 0.1$ | $1.5+0.1$ | 1.5 min | $4.0 \pm 0.1$ | $2.0 \pm 0.1$ | $6.9 \pm 0.1$ | $8.3 \pm 0.1$ | $1.5 \pm 0.1$ | $0.3 \pm 0.05$ |

## 5x5 Shipping Tray



## 5x5 Shipping Tray(Cont.)



## Cover Tape Dimensions

| Application | Carrier Width | Cover Tape Width | Devices Per Reel |
| :---: | :---: | :---: | :---: |
| TSSOP- 24 | 16 | 21.3 | 2000 |

## Customer Service

## Anpec Electronics Corp.

Head Office :
5F, No. 2 Li-Hsin Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050
Taipei Branch :
7F, No. 137, Lane 235, Pac Chiao Rd.,
Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.
Tel : 886-2-89191368
Fax: 886-2-89191369


[^0]:    ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

