2-Phase Stepper-Motor Driver

TLE 4727

Bipolar IC

Overview

Features

- 2×0.7 amp. outputs
- Integrated driver, control logic and current control (chopper)
- Fast free-wheeling diodes
- Max. supply voltage 45 V
- Outputs free of crossover current
- Offset-phase turn-ON of output stages
- All outputs short-circuit proof
- 5 V output for logic supply
- Error-flag for overload, open load, overtemperature


Туре	Ordering Code	Package
TLE 4727	Q67000-A9099	P-DIP-20-3

Description

The TLE 4727 is a bipolar, monolithic IC for driving bipolar stepper motors, DC motors and other inductive loads that operate on constant current. The control logic and power output stages for two bipolar windings are integrated on a single chip which permits switched current control of motors with 0.7 A per phase at operating voltages up to 16 V.

The direction and value of current are programmable for each phase via separate control inputs. A common oscillator generates the timing for the current control and turn-on with phase offset of the two output stages. The two output stages in a full-bridge configuration include fast integrated free-wheeling diodes and are free of crossover current. The device can be driven directly by a microprocessor in several modes by programming phase direction and current control of each bridge independently.

A stabilized 5 V output allows the supply of external components up to 5 mA. With the error output the TLE 4727 signals malfunction of the device. Setting the control inputs high resets the error flag and by reactivating the bridges one by one the location of the error can be found.






Figure 1 Pin Configuration (top view)

Pin Definitions and Functions

Pin No.	Functio	n							
1, 2, 19, 20	Digital control inputs IX0, IX1 for the magnitude of the curren the particular phase.								
	$I_{\rm set} = 500$	D mA with R	$C_{\text{Sense}} = 1 \ \Omega$						
	Current IX1	Control IX0	Phase Current	Example of Motor Status					
	Н	Н	0	No current ¹⁾					
	Н	L	$0.14 \times I_{set}$	Hold					
	L	Н	I _{set}	Normal mode					
	L	L $1.4 \times I_{set}$ Accelerate							
	¹⁾ "No cui below 3		ridges inhibits the circuit an	d current consumption will sink					
3	H-potent		e current flows from G	gh phase winding 1. On 011 to Q12, on L-potential					
4	Oscillat 2.2 nF.	or ; works at	t typ. 25 kHz if this pin	is wired to ground across					
5, 6, 15, 16	Ground	; all pins are	e connected at leadfra	me internally.					
7, 10	-	ull outputs g diodes.	Q11, Q12 for phase 1	with integrated free-					
8	Resisto	r R ₁ for sen	sing the current in pha	ase 1.					
9	with a st	•	lytic capacitor of at lea	e as possible to the IC, ast 47 μ F in parallel with a					
11, 14	-	ull outputs g diodes.	Q22, Q21 for phase 2	2 with integrated free					
12			ge ; internally generat short circuit protected	ed 5 V voltage for logic Block to ground with a					
		ectrolytic ca	apacitor of 4.7 μ F.						

Pin Definitions and Functions (cont'd)

Pin No.	Function
17	Error output ; signals with "low" the errors: open load or short circuit to ground of one or more outputs or short circuits of the load or overtemperature.
18	Input phase 2 ; controls the current flow through phase winding 2. On H-potential the phase current flows from Q21 to Q22, on L-potential in the reverse direction.




Figure 2 Block Diagram

Absolute Maximum Ratings

Temperature $T_i = -40$ to 150 °C

Parameter	Symbol	Limit	Values	Unit	Remarks	
		min.	max.			
Supply voltage	Vs	- 0.3	45	V	-	
Error outputs	V _{Err}	- 0.3	45	V	-	
	I _{Err}	-	3	mA	-	
Logic supply voltage	VL	- 0.3	6.5	V	-	
Output current of V _L	IL	- 5	1)	mA	¹⁾ Int. limited	
Output current	IQ	- 1	1	А	-	
Ground current	I _{GND}	-2	-	А	-	
Logic inputs	V _{IXX}	- 15	15	V	IXX ; Phase X	
Oscillator voltage	V _{Osc}	- 0.3	6	V	-	
$\overline{R_1, R_2}$ input voltage	V _{RX}	- 0.3	5	V	-	
Junction temperature	Tj	_	125	°C	-	
	T_{j}	-	150	°C	Max. 10,000 h	
Storage temperature	T _{stg}	- 50	125	°C	_	
Thermal resistance						
Junction ambient	R _{th ja}	-	56	K/W	-	
Junction ambient (soldered on a	R _{th ja}	-	40	K/W	_	
35 μm thick 20 cm ² PC board						
copper area)						
Junction case	R _{th jc}	_	18	K/W	Measured on pin 5	

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Range

Parameter	Symbol	Limit	Values	Unit	Remarks
		min.	max.		
Supply voltage	Vs	5	16	V	-
Current from logic supply	IL	-	5	mA	-
Case temperature	T _C	- 40	110	°C	Measured on pin 5 $P_{diss} = 2 W$
Output current	IQ	- 800	800	mA	-
Logic inputs	V _{IXX}	- 5	6	V	IXX; Phase 1, 2
Error output	V _{Err}	-	25	V	-
	I _{Err}	0	1	mA	

Note: In the operating range, the functions given in the circuit description are fulfilled.

Characteristics

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		

Current Consumption

from + $V_{\rm S}$	I _S	1	2	3	mA	IXX = H
from + $V_{\rm S}$	I _S	20	30	50	mA	IXX = L;
						$I_{Q1, 2} = 0 A$

Oscillator

Output charging current	I _{Osc}	90	120	135	μA	_
Charging threshold	V _{OscL}	0.8	1.3	1.9	V	-
Discharging threshold	V_{OscH}	1.7	2.3	2.9	V	-
Frequency	f_{Osc}	18	24	30	kHz	C_{OSC} = 2.2 nF

Characteristics (cont'd)

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Phase Current ($V_{\rm S}$ = 9 to 16 V)

					-	
Mode "no current"	IQ	-2	0	2	mA	IX0 = H;
Voltage threshold of current						IX1 = H
comparator at <i>R</i> _{sense} in mode:						
Hold	V _{ch}	40	70	100	mV	IX0 = L; IX1 = H
Setpoint	V _{cs}	450	500	570	mV	IX0 = H; IX1 = L
Accelerate	V _{ca}	630	700	800	mV	IX0 = L; IX1 = L

Logic Inputs (IX1 ; IX0 ; phase X)

Threshold	V	1.2	1.7	2.2	V	_
Hysteresis	V _{IHy}	_	50	_	mV	-
Low-input current		- 10	- 1	1	μA	$V_{\rm I} = 1.2 \rm V$
Low-input current	I	- 100	- 20	- 5	μA	$V_{\rm I} = 0 \text{ V}$
High-input current	I _{IH}	– 1	0	10	μA	$V_{\rm I} = 5 \rm V$

Error Output

Saturation voltage	V _{ErrSat}	50	200	500	mV	$I_{\rm Err} = 1 {\rm mA}$
Leakage current	I _{ErrL}	-	-	10	μA	$V_{\rm Err}$ = 25 V

Logic Supply Output

Output voltage	VL	4.5	5	6	V	<i>T</i> _i < 150 °C
						1 mA < $I_{\rm L}$ < 5 mA $V_{\rm S}$ = 6 to 45 V

Thermal Protection

Shutdown	T _{isd}	140	150	160	°C	$I_{Q1,2} = 0 A$
Prealarm	T_{jpa}	120	130	140	°C	$V_{\rm Err} = L$
Delta	ΔT_{j}	10	20	30	K	$\Delta T_{\rm j} = T_{\rm jsd} - T_{\rm jpa}$

Characteristics (cont'd)

 $V_{\rm S} = 6$ to 16 V; $T_{\rm i} = -40$ to 130 °C

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		

Power Output Sink Diode Transistor Sink Pair (D13, T13; D14, T14; D23, T23; D24, T24)

Saturation voltage	V _{satl}	0.1	0.4	0.6	V	$I_{\rm Q} = -0.5 {\rm A}$
Saturation voltage	V _{satl}	0.2	0.5	0.8	V	$I_{Q} = -0.7 \text{ A}$
Reverse current	I _{RI}	500	1000	1500	μA	$V_{\rm S} = V_{\rm Q} = 40 \rm V$
Forward voltage	V_{FI}	0.6	0.95	1.25	V	$I_{\rm Q} = 0.5 {\rm A}$
Forward voltage	V_{FI}	0.7	1	1.3	V	$I_{\rm Q} = 0.7 {\rm A}$


Power Output Source Diode Transistor Source Pair (D11, T11; D12, T12; D21, T21; D22, T22)

Saturation voltage; charge	V _{satuC}	0.6	1.1	1.3	V	$I_{\rm O} = 0.5 {\rm A}$
Saturation voltage; discharge	V _{satuD}	0.1	0.4	0.7	V	$I_{0} = 0.5 \text{ A}$
Saturation voltage; charge	V _{satuC}	0.7	1.2	1.5	V	$I_{0} = 0.7 \text{ A}$
Saturation voltage; discharge	V _{satuD}	0.2	0.5	0.8	V	$I_{\rm Q} = 0.7 {\rm A}$
Reverse current	I _{Ru}	400	800	1200	μA	$V_{\rm S} = 40 {\rm V},$
						$V_{\rm Q} = 0 \rm V$
Forward voltage	V _{Fu}	0.7	1.05	1.35	V	$I_{\rm Q} = -0.5 {\rm A}$
Forward voltage	V _{Fu}	0.8	1.1	1.4	V	$I_{\rm Q} = -0.7 {\rm A}$
Diode leakage current	I _{SL}	0	3	10	mA	$I_{\rm F} = -0.7 {\rm A}$


Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25$ °C and the given supply voltage.

Quiescent Current I_{S} versus Supply Voltage

 $V_{\rm S}$; bridges not chopping; $T_{\rm j}$ = 25 °C




Oscillator Frequency f_{OSC} versus Junction Temperature $T_{\rm j}$




Quiescent Current $I_{\rm S}$ versus Junction Temp.


 T_i ; bridges not chopping; $V_s = 14 \text{ V}$




Output Current I_{QX} versus Junction Temperature T_i




Output Saturation Voltages $V_{\rm sat}$ versus Output Current $I_{\rm Q}$





Typical Power Dissipation P_{tot} versus Output Current I_Q (non stepping)




Forward Current $I_{\rm F}$ of Free-Wheeling Diodes versus Forward Voltages $V_{\rm F}$









Input Characteristics of IXX , Phase X




Logic Supply Output Voltage versus Output Current I_{L}



Output Leakage Current



Logic Supply Output Voltage versus Junction Temperature T_i






Figure 3 Application Circuit





Figure 4 Test Circuit






Figure 6 Half-Step Operation




Figure 7 Current Control in Chop-Mode




Figure 8 Phase Reversal and Inhibit

Calculation of Power Dissipation

The total power dissipation P_{tot} is made up of

saturation losses P _{sat}	(transistor saturation voltage and diode forward voltages),
quiescent losses P_{q}	(quiescent current times supply voltage) and
switching losses P_s^{\intercal}	(turn-ON / turn-OFF operations).

The following equations give the power dissipation for chopper operation without phase reversal. This is the worst case, because full current flows for the entire time and switching losses occur in addition.

$$P_{\text{tot}} = 2 \times P_{\text{sat}} + P_{\text{q}} + 2 \times P_{\text{s}}$$


where
$$P_{\text{sat}} \cong I_{\text{N}} \{V_{\text{satl}} \times d + V_{\text{Fu}} (1 - d) + V_{\text{satuC}} \times d + V_{\text{satuD}} (1 - d)\}$$

$$P_{\rm S} \cong \frac{V_{\rm S}}{T} \left\{ \frac{i_{\rm D} \times t_{\rm DON}}{2} + \frac{(i_{\rm D} + i_{\rm R}) \times t_{\rm ON}}{4} + \frac{I_{\rm N}}{2} (t_{\rm DOFF} + t_{\rm OFF}) \right\}$$


- $I_{\rm N}$ = nominal current (mean value)
- I_q = quiescent current
- i_{D} = reverse current during turn-ON delay

 $P_{\alpha} = I_{\alpha} \times V_{S}$

- $i_{\rm R}$ = peak reverse current
- t_{p} = conducting time of chopper transistor
- t_{ON} = turn-ON time
- t_{OFF} = turn-OFF time
- t_{DON} = turn-ON delay
- t_{DOFF} = turn-OFF delay
- T = cycle duration
- $d = \text{duty cycle } t_p / T$
- V_{satl} = saturation voltage of sink transistor (T_{X3}, T_{X4})
- V_{satuC} = saturation voltage of source transistor (T_{X1}, T_{X2}) during charge cycle
- V_{satuD} = saturation voltage of source transistor (T_{X1}, T_{X2}) during discharge cycle
- V_{Fu} = forward voltage of free-wheeling diode (D_{X1}, D_{X2})
- $V_{\rm S}$ = supply voltage









Application Hints

The TLE 4727 is intended to drive both phases of a stepper motor. Special care has been taken to provide high efficiency, robustness and to minimize external components.

Power Supply

The TLE 4727 will work with supply voltages ranging from 5 V to 16 V at pin $V_{\rm S}$. Surges exceeding 16 V at $V_{\rm S}$ won't harm the circuit up to 45 V, but whole function is not guaranteed. As soon as the voltage drops below approximately 16 V the TLE 4727 works promptly again.

As the circuit operates with chopper regulation of the current, interference generation problems can arise in some applications. Therefore the power supply should be decoupled by a 0.1 μ F ceramic capacitor located near the package. Unstabilized supplies may even afford higher capacities.

Current Sensing

The current in the windings of the stepper motor is sensed by the voltage drop across R_{sense} . Depending on the selected current internal comparators will turn off the sink transistor as soon as the voltage drop reaches certain thresholds (typical 0 V, 0.07 V, 0.50 V and 0.70 V). These thresholds are not affected by variations of V_{S} . Consequently unstabilized supplies will not affect the performance of the regulation. For precise current level it must be considered, that internal bonding wire (typ. 60 m Ω) is a part of R_{sense} .

Due to chopper control fast current rises (up to $10A/\mu s$) will occur at the sensing resistors. To prevent malfunction of the current sensing mechanism R_{sense} should be pure ohmic. The resistors should be wired to GND as directly as possible. Capacitive loads such as long cables (with high wire to wire capacity) to the motor should be avoided for the same reason.

Synchronizing Several Choppers

In some applications synchronous chopping of several stepper motor drivers may be desirable to reduce acoustic interference. This can be done by forcing the oscillator of the TLE 4727 by a pulse generator overdriving the oscillator loading currents (approximately \pm 120 μ A). In these applications low level should be between 0 V and 0.8 V while high level should be between 3 V and 5 V.

Optimizing Noise Immunity

Unused inputs should always be wired to proper voltage levels in order to obtain highest possible noise immunity.

To prevent crossconduction of the output stages the TLE 4727 uses a special break before make timing of the power transistors. This timing circuit can be triggered by short glitches (some hundred nanoseconds) at the Phase inputs causing the output stage to become high resistive during some microseconds. This will lead to a fast current decay during that time. To achieve maximum current accuracy such glitches at the Phase inputs should be avoided by proper control signals.

To lower EMI a ceramic capacitor of max. 3 nF is advisable from each output to GND.

Thermal Shut Down

To protect the circuit against thermal destruction, thermal shut down has been implemented.

Error Monitoring


The error output signals with low-potential one of the following errors:

- overtemperature implemented as pre-alarm; appears approximately 20 K before thermal shut down.
 short circuit a connection of one output to GND for longer than 30 μs sets an internal error flipflop. A phase change-over of the affected bridge resets the flipflop. Being a separate flipflop for each bridge, the error can be located in such way.
 underload the recirculation of the inductive load is watched. If there is no
- **underload** the recirculation of the inductive load is watched. If there is no recirculation after a phase change-over, the internal error flipflop is set. Additionally an error is signaled after a phase change-over during hold-mode.

Package Outlines



(Plastic Dual In-line Package)



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

Dimensions in mm

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.