Schottky Power Rectifier, Switch Mode, 10 A, 35 V

MBRD1035CTL, NRVBD1035VCTL, SBRD81035CTL Series

The MBRD1035CTL employs the Schottky Barrier principle in a large area metal-to-silicon power diode. State of the art geometry features epitaxial construction with oxide passivation and metal overlay contact. Ideally suited for low voltage, high frequency switching power supplies, free wheeling diode and polarity protection diodes.

Features

- Highly Stable Oxide Passivated Junction
- Guardring for Stress Protection
- Matched Dual Die Construction –
 May be Paralleled for High Current Output
- High dv/dt Capability
- Short Heat Sink Tap Manufactured Not Sheared
- Very Low Forward Voltage Drop
- Epoxy Meets UL 94 V-0 @ 0.125 in
- SBRD8 and NRVBD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Mechanical Characteristics:

- Case: Epoxy, Molded
- Weight: 0.4 Gram (Approximately)
- Finish: All External Surfaces Corrosion Resistant and Terminal Leads are Readily Solderable
- Lead and Mounting Surface Temperature for Soldering Purposes: 260°C Max. for 10 Seconds
- ESD Rating:
 - Human Body Model = 3B (> 8 kV)
 - Machine Model = C (> 400 V)




ON Semiconductor®

www.onsemi.com

SCHOTTKY BARRIER RECTIFIER 10 AMPERES 35 VOLTS



DPAK CASE 369C



MARKING DIAGRAM



A = Assembly Location*

Y = Year

WW = Work Week

B1035CL = Device Code

G = Pb-Free Package

* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter

ORDERING INFORMATION

pin), the front side assembly code may be blank.

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	V _{RRM} V _{RWM} V _R	35	V
Average Rectified Forward Current (T _C = 115°C) Per Leg Per Package	I _O	5.0 10	А
Peak Repetitive Forward Current (Square Wave, Duty = 0.5, T _C = 115°C) Per Leg	I _{FRM}	10	А
Non-Repetitive Peak Surge Current (Surge applied at rated load conditions, halfwave, single phase, 60 Hz) Per Package	I _{FSM}	50	Α
Storage / Operating Case Temperature	T _{stg,} T _c	-55 to +150	°C
Operating Junction Temperature (Note 1)	T _J	-55 to +150	°C
Voltage Rate of Change (Rated V _R , T _J = 25°C)	dv/dt	10,000	V/µs

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Per Leg	$R_{ hetaJC}$	3.0	°C/W
Thermal Resistance, Junction-to-Ambient (Note 2) Per Leg	$R_{ hetaJA}$	137	°C/W

^{2.} Rating applies when using minimum pad size, FR4 PC Board

ELECTRICAL CHARACTERISTICS

Rating	Symbol	Value	Unit
$\label{eq:maximum Instantaneous Forward Voltage (Note 3) (See Figure 2)} \\ Per Leg \\ (I_F = 5 \text{ Amps, } T_J = 25^{\circ}\text{C}) \\ (I_F = 5 \text{ Amps, } T_J = 100^{\circ}\text{C}) \\ (I_F = 10 \text{ Amps, } T_J = 25^{\circ}\text{C}) \\ (I_F = 10 \text{ Amps, } T_J = 100^{\circ}\text{C}) \\ \end{aligned}$	V _F	0.47 0.41 0.56 0.55	V
Maximum Instantaneous Reverse Current (Note 3) (See Figure 4) Per Leg $ (V_R=35 \text{ V}, T_J=25^\circ\text{C}) \\ (V_R=35 \text{ V}, T_J=100^\circ\text{C}) \\ (V_R=17.5 \text{ V}, T_J=25^\circ\text{C}) \\ (V_R=17.5 \text{ V}, T_J=100^\circ\text{C}) $	I _R	2.0 30 0.20 5.0	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{1.} The heat generated must be less than the thermal conductivity from Junction–to–Ambient: $dP_D/dT_J < 1/R_{\theta JA}$.

^{3.} Pulse Test: Pulse Width ≤ 250 μs, Duty Cycle ≤ 2.0%

ORDERING INFORMATION

Device	Package	Shipping [†]
MBRD1035CTLG		75 Units / Rail
SBRD81035CTLG*		75 Units / Rail
SBRD81035CTLG-VF01*	DPAK	75 Units / Rail
MBRD1035CTLT4G	(Pb-Free)	2,500 Units / Tape & Reel
NRVBD1035VCTLT4G*		2,500 Units / Tape & Reel
SBRD81035CTLT4G*		2,500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL CHARACTERISTICS




Figure 1. Typical Forward Voltage Per Leg

Figure 2. Maximum Forward Voltage Per Leg




Figure 3. Typical Reverse Current Per Leg

Figure 4. Maximum Reverse Current Per Leg

35

^{*}SBRD8 and NRVBD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.




Figure 5. Current Derating Per Leg




Figure 6. Forward Power Dissipation Per Leg




Figure 7. Capacitance Per Leg




Figure 8. Typical Operating Temperature
Derating Per Leg *

r(t) = thermal impedance under given conditions,

Pf = forward power dissipation, and

Pr = reverse power dissipation

This graph displays the derated allowable T_J due to reverse bias under DC conditions only and is calculated as $T_J = T_{Jmax} - r(t)Pr$, where r(t) = Rthja. For other power applications further calculations must be performed.

^{*} Reverse power dissipation and the possibility of thermal runaway must be considered when operating this device under any reverse voltage conditions. Calculations of T_J therefore must include forward and reverse power effects. The allowable operating T_J may be calculated from the equation: $T_J = T_{Jmax} - r(t) (Pf + Pr) \text{ where}$




Figure 9. Thermal Response Junction to Case (Per Leg)








Figure 10. Thermal Response Junction to Ambient (Per Leg)

DATE 21 JUL 2015










BOTTOM VIEW ALTERNATE CONSTRUCTIONS

STYLE 1: PIN 1. BASE 2. COLLE 3. EMITTI 4. COLLE	ER 3. SOL	AIN 2. CATI JRCE 3. ANO	HODE 2. ANODE DE 3. GATE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
STYLE 6:	STYLE 7:	3. ANODE	STYLE 9:	STYLE 10:
PIN 1. MT1	PIN 1. GATE		PIN 1. ANODE	PIN 1. CATHODE
2. MT2	2. COLLECTOR		2. CATHODE	2. ANODE
3. GATE	3. EMITTER		3. RESISTOR ADJUST	3. CATHODE
4. MT2	4. COLLECTOR		4. CATHODE	4. ANODE

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

z

- IOTES. 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.


 Jimensions b And E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 MENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

		INCHES		MILLIM	IETERS
	DIM	MIN	MAX	MIN	MAX
	Α	0.086	0.094	2.18	2.38
	A1	0.000	0.005	0.00	0.13
	b	0.025	0.035	0.63	0.89
ĺ	b2	0.028	0.045	0.72	1.14
	b3	0.180	0.215	4.57	5.46
	С	0.018	0.024	0.46	0.61
	c2	0.018	0.024	0.46	0.61
	D	0.235	0.245	5.97	6.22
	Е	0.250	0.265	6.35	6.73
	е	0.090	BSC	2.29	BSC
	Н	0.370	0.410	9.40	10.41
	L	0.055	0.070	1.40	1.78
	L1	0.114	REF	2.90	REF
ĺ	L2	0.020	BSC	0.51	BSC
	L3	0.035	0.050	0.89	1.27
	L4		0.040		1.01
	Z	0.155		3.93	

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code = Assembly Location Α L = Wafer Lot Υ = Year

WW = Work Week G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON10527D	E
STATUS:	ON SEMICONDUCTOR STANDARD	a ve
NEW STANDARD:	REF TO JEDEC TO-252	"(
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOU	NT

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

PAGE 1 OF 2



DOCUMENT	NUMBER:
98AON10527	7D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
Α	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative